Visit additional Tabor Communication Publications
January 04, 2011
Stratix IV GT FPGAs offer equipment manufacturers a low-risk solution for implementing 40GbE/100GbE systems
SAN JOSE, Calif., Jan. 4 -- Altera Corporation today announced it successfully passed the first Ethernet Alliance Higher Speed Ethernet (HSE) subcommittee interoperability event tests targeting products designed to support 100-Gigabit Ethernet (100GbE) systems. Passing the interoperability tests validates the performance of Altera's industry-leading transceiver technology featured in its Stratix IV GT FPGAs and demonstrates to equipment manufacturers a low-risk solution that can be used in the deployment of 40GbE/100GbE systems.
Altera was the only FPGA company to participate in the Ethernet Alliance's first-ever 100GbE interoperability event, which was held in Santa Clara, Calif. The event verified the interoperability of test equipment, switches, routers, NICs, optical transceiver modules and cables used in 100GbE systems. Altera used its 100G Development Kit, Stratix IV GT FPGA Edition to interoperate with leading test equipment, optical module and cable vendors. The tests included Stratix IV GT FPGAs interoperating with test equipment from Ixia; CFP optical modules from Finisar, Opnext and Sumitomo Electric Device Innovations; and optical cable assemblies from Leviton, Panduit and Siemon. A white paper detailing the results of the Higher Speed Ethernet Plugfest is available on the Ethernet Alliance website, www.ethernetalliance.org
Stratix IV GT FPGAs provide customers a low-power, hardware-validated solution that is IEEE Std. 802.3ba-2010 compliant. The FPGA is a single-chip, fully functional solution that includes a 100GbE MAC and PCS intellectual property (IP) with standard XLAUI- and CAUI-compliant interfaces. The 100G Development Kit, Stratix IV GT Edition enables a thorough evaluation of 100GbE designs.
"The next generation of high-speed, high-performance computing applications and technologies is driving the industry's migration to 40GbE and 100GbE systems," said Luanne Schirrmeister, senior director of component product marketing at Altera. "Using our Stratix IV GT FPGAs in high-bandwidth systems provides equipment manufacturers a high-performance, low-risk, single-chip solution that can be implemented with complete confidence."
Stratix IV GT FPGAs are optimized specifically for the latest generation of 40G and 100G applications used in communications systems, high-end test equipment and military communications systems. Stratix IV GT FPGAs deliver breakthrough levels of system bandwidth and power efficiency for high-end applications with up to 48 integrated transceivers, 24 of which operate up to 11.3 Gbps. Stratix IV GT FPGAs feature up to 530K logic elements (LEs), 20.7-Mbits internal RAM and 1,024 18x18 multipliers.
Pricing and Availability
Stratix IV GT FPGAs are currently shipping in volume production. Contact your Altera sales representative for pricing. For more information regarding Altera's 100G Development Kit, Stratix IV GT FPGA Edition, visit www.altera.com/products/devkits/altera/kit-stratix-iv-gt-100g.html. Additional information regarding Stratix IV FPGAs can be found at www.altera.com/stratix4.
Altera (Nasdaq: ALTR) programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
Source: Altera Corp.
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.