Visit additional Tabor Communication Publications
March 14, 2011
We've been hearing about so-called 3D, stacked-chip technology for a while. By layering circuits and components on top of each other, data does not need to travel as far and consequently the chip runs much faster. The design has not yet reached the commercialization stage, but that may soon change as progress on these chips appears to be reaching critical mass. This is the subject of recent Processors Whispers column, by Andreas Stiller.
The article begins by citing a humorous exchange that took place at CeBIT. When IBM Chairman Sam Palmisano presented German Chancellor Angela Merkel with a model 3D chip stack, the Chancellor asked him, "Do you take that from Intel?" Palmisano's reply, "No, ours are better", was nearly drowned out by the crowd's hearty laughter.
However blunt the Chancellor's question, Intel was among the first to grow the processor into the vertical dimension. When designing a stacked chip, one of the primary goals is to integrate the memory either above or beneath the CPU, which Intel's Teraflops Research Chips project accomplished.
Stiller notes that IBM's 3D technology will first appear in its upcoming Power8 processor, planned for 2013, using 28 or 22nm process technology. He says the processor will likely employ a linked memory and "a layer of small specialized computing cores adapted for specific intended uses." The new design may even repurpose the Synergistic Processing Units of the abandoned Cell processors, as the 3D stacks offer enough room for modularity. In the future, 100,000 connections per square millimeter may be possible.
Stiller also acknowledges the possibility that Intel's Haswell processor, the successor to Sandy Bridge that is scheduled for 2013 release, could make use of the 3D technique in the form of a large stacked cache.
Three-dimensional integration does have its drawbacks, however. The chips' high power densities pose a significant cooling challenge. To address this issue, IBM is working with the École Polytechnique Federale de Lausanne and the ETH Zurich on an innovative cooling system that pipes water between the chip layers through tiny tubes no more than 50 microns in diameter, or about the width of a human hair. There are still many more technical challenges to overcome, however, and fully functional prototypes might not appear for another decade.
Full story at H-online
In quieter times, sounding the bell of funding big science with big systems tends to resonate further than when ears are already burning with sour economic and national security news. For exascale's future, however, the time could be ripe to instill some sense of urgency....
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.