Visit additional Tabor Communication Publications
June 20, 2011
FREMONT, Calif. & HAMBURG, Germany, Jun 20, 2011 -- ISC 2011 -- SGI, a trusted leader in technical computing, today announced plans to deliver next generation supercomputers with Intel(R) Many Integrated Core (MIC) architecture, based on Intel(R) x86 architecture, and announced a strategic development partnership with Intel Corporationnto deliver such systems.
For too long, petaflop (defined as one thousand trillion floating point operations per second) computing has been reserved for the top 10 organizations in the world. Today's announcement is designed to drive wide industry adoption of petaflop computing, as well as take a quantum step forward towards exascale computing. Integrating Intel(R) MIC architecture into future SGI(R) Altix(R) ICE servers is expected to result in the following* computing breakthroughs:
-- Up to 10X increase in compute density
-- Up to 7X decrease in power per flop
Intel(R) MIC architecture features many small, low-power cores and familiar programming standards, and is expected to extend aggregate performance across the die to enable faster analysis of more complex data sets and compute problems.
"SGI recognizes the significance of inter-processor communications, power, density and usability when architecting for exascale," said SGI CTO Dr. Eng Lim Goh. "The Intel(R) MIC products will satisfy all four of these priorities, especially with their anticipated increase in compute density coupled with their familiar x86 programming environment."
SGI has a long history of bringing accelerators into its platforms to solve the world's most complex compute problems. As the size of applications continues to increase, accelerators provide alternatives from the perspective of density and performance per watt. A key part of its exascale strategy, integration of Intel(R) MIC architecture allows SGI to offer acceleration options that alleviate the need to learn and port to a different development environment. Intel(R) MIC technology also allows legacy codes to quickly enjoy the benefits of its architecture.
"Intel(R) MIC architecture is designed to address one of the biggest HPC and future exascale computing challenges -- software compatibility and ease of programming for fast processing of highly parallel applications," said Anthony Neal-Graves, Intel vice president and general manager, Many Integrated Core (MIC) Architecture. "Intel is pleased to have SGI, the company with a rich history of innovation in service of the HPC industry, as a partner in bringing MIC technology to the marketplace. This recognizes Intel(R) Many Integrated Cores architecture as a future solution addressing the needs of HPC community."
Note to Editors
SGI is showing an Intel(R) MIC architecture demo in its own booth #330 and in Intel booth #530 at the International Supercomputing Show (ISC) in Hamburg, Germany, taking place June 19-23, 2011.
SGI, a trusted leader in technical computing, is focused on helping customers solve their most demanding business and technology challenges. Visit www.sgi.com for more information.
*Performance results are based on a comparison of Intel(R) Xeon(R) 5600 processor series, 130W chip, in a current SGI(R) Altix(R) ICE 8400 system configured with 6400 nodes to projected future SGI systems containing both Intel Architecture and Intel MIC architecture.
Connect with SGI on Twitter (@sgi_corp), YouTube (youtube.com/sgicorp), and LinkedIn.
(C) 2011 SGI. SGI and Altix are registered trademarks or trademarks of Silicon Graphics International Corp. or its subsidiaries in the United States and/or other countries. All other trademarks are property of their respective holders.
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.