Maxeler Technologies
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud

OpenHMPP Open Standard is Now Live


HAMBURG, Germany, June 22 -- CAPS entreprise and Pathscale today announced that OpenHMPP - a non-profit association of academic, research, and industry partners which mission is to work with and for the HPC community to make HMPP directives a world-class open standard -- is now live!

Since last year, CAPS and Pathscale have been coordinating their effort to make HMPP directives an Open Standard denoted OpenHMPP. This initiative aims at creating a community effort for proposing a directive manycore programming interface and thus capitalizing on existing experiences with HMPP.

"CAPS has always been committed in delivering to users solutions that will secure their software investment. We think the directive approach is definitely the best way to meet this issue. Now, with the open standard and the software companies adopting HMPP, our customers feel confident in their choice." declares Laurent Bertaux, CAPS CEO.   The HMPP directives, initially developed by CAPS, have been designed and used for more than 3 years by major HPC leaders. As a high level of abstraction for programming GPUs in scientific applications, HMPP preserves customers' software assets by keeping applications portable. The HMPP directive-based programming model offers a powerful syntax to efficiently offload computations on hardware accelerators and to optimize data movement.

HMPP directives describe remote procedure call (RPC) on an accelerator device (e.g. GPU) or more generally a set of cores. The directives annotate C or Fortran codes to describe two sets of functionalities: the offloading of procedures (denoted codelets) onto a remote device, the optimization of data transfers between the CPU main memory and the accelerator memory.

As more and more industry leaders, ALLINEA Debugger now supports HMPP directives. "With the recent release of Allinea DDT 3.0, it is now possible to debug your NVIDIA GPU application at a high level", says Jacques Philouze, ALLINEA Vice President Sales & Marketing.

The OpenHMPP consortium oversees the HMPP directives specification, produces and approves new versions of the specification. In accordance with its vision involving participation and knowledge sharing, OpenHMPP works towards providing programmers with a portable, scalable directive-based programming model for developing parallel applications on manycore platforms.

OpenHMPP group has several top-level goals:

  • Develop and normalize the HMPP directive model.
  • Promote the OpenHMPP open standard.
  • Federate the OpenHMPP users' community (manage openhmpp.org, fund / organize users clubs and other related events…).
  • Enable members and the wider industry to grow market opportunities.
  • Commit to royalty-free standards: make money through enabled products --not from the standards themselves.
  • Directly involve the HPC community with external development and feedback.

A set of core partners (CAPS, GENCI, ICHEC, INRIA, PathScale…) are currently in discussion to set up the non-profit organization that will own the OpenHMPP brand and run its evolutions. This organization will gather technology providers, application developers as well as ISVs.

"It's exciting for PathScale to be a founding member in the OpenHMPP organization." Comments Christopher Berström, CTO at Pathscale. "Almost two years ago Francois Bodin (CTO at CAPS) and I started the idea to make the HMPP directives an open standard, but now a clear path for broad collaboration and adoption is possible for anyone interested."

The OpenHMPP consortium is now open to any interested company to join.  More information on www.openhmpp.org or info@openhmpp.org.

About CAPS entreprise

CAPS is a major supplier of solutions dedicated to application deployment on manycore processors with a focus on GPUs. CAPS develops HMPP (Heterogeneous Multicore Parallel Programming), a hybrid compiler that gives developers an easy access to manycore systems and offers services ranging from manycore parallel programming trainings to complete application porting and expertise. Website: www.caps-entreprise.com

About PathScale

PathScale Inc. has developed industry leading high performance Fortran, C and C++ compiler products for AMD64, Intel 64, MIPS processors and provides support to users desiring the highest level of performance from their applications. The PathScale EKOPath Compiler Suite has the world's most advanced optimization infrastructure and can fully exploit the potentials of many-core architectures. The company's goal is to deliver robust and high performance compilers tailored to clustered, GPGPU and multi-core computing environments. More information about PathScale is available on the web at http://www.pathscale.com.

-----

Source: CAPS entreprise; PathScale

HPCwire on Twitter

Discussion

There are 0 discussion items posted.

Join the Discussion

Join the Discussion

Become a Registered User Today!


Registered Users Log in join the Discussion

May 22, 2012

May 21, 2012

May 18, 2012

May 17, 2012

May 16, 2012

May 15, 2012

May 14, 2012

May 11, 2012

May 10, 2012

May 09, 2012


Most Read Features

Most Read Around the Web

Most Read This Just In

Appro Nvidia Tesla Next Generation Xtreme-X Supercomputer

Feature Articles

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...

Intel Rolls Out New Server CPUs

Intel Corp. has launched three new families of Xeon processors, joining the Xeon E5-2600 series the chipmaker introduced in March. These latest chips span the entire market for the Xeon line, from four- and two-socket servers, down to entry-level workstations and microservers. A number of HPC server makers, including SGI, Dell, and Appro announced updated hardware based on the new silicon.
Read more...

Around the Web

NVIDIA’s Bill Dally Talks 3D Chips and More at GTC

May 16, 2012 | Chief scientist discusses memory stacks, interconnects, and US technology leadership.
Read more...

NVIDIA Unveils Virtualized GPU with Kepler-Based Board

May 15, 2012 | GPU maker conjures up visualization technology for virtual desktops.
Read more...

Zettaflops Will Happen Says HPC Analyst

May 14, 2012 | Pessimistic predictions about technology have a poor track record, according to 451's John Barr.
Read more...

Next-Gen Memory on the Horizon

May 10, 2012 | DRAM manufacturers gear up for DDR4.
Read more...

US Energy Secretary Talks Supercomputing

May 09, 2012 | Steven Chu discusses the role of supercomputing in energy research.
Read more...

Sponsored Whitepapers

Sponsored Multimedia

ISC Think Tank 2012

Newsletters



HPC Job Bank


Featured Events







HPC Wire Events