Visit additional Tabor Communication Publications
July 07, 2011
Chips based on ARM processor technology will be linked together to simulate the highly-complex workings of the brain, whose functionality derives from networks of billions of interacting, highly-connected neurons.
The chips upon which this work critically depends were delivered last month, and have passed their functionality tests with flying colours.
They will form the system architecture for a massive computer, called SpiNNaker (Spiking Neural Network architecture), which aims to map out the brain’s individual functions.
SpiNNaker could be a vital tool for neuroscientists, psychologists and doctors to help them understand complex brain injuries, diseases and conditions, and identify the most effective therapies.
The University of Manchester was selected to design the system architecture for the project, and received half of the £5m EPSRC grant which supported the work, while the universities of Southampton, Cambridge and Sheffield share the rest to work on other parts of the project.
Even though there will be up to one million ARM processors, – technology used in most of the world’s mobile phones– in the final SpiNNaker machine, computer scientists point out that this will enable them to recreate models of only up to 1% of the human brain.
The researchers, lead by Professor Steve Furber, believe the machine will be a vital tool for neuroscientists and psychologists to test hypotheses on individual brain characteristics.
The key challenge is developing and understanding the information processing of the brain and the extremely high connectivity of the brain cells. There are 100 billion neurons with 1,000 million connections in the human brain. In this system, the neurons emit spikes which are relayed as tiny electrical signals. Each impulse is modelled in SpiNNaker as a ‘packet’ of data, a very-much scaled down version of the way the internet carries information.
This packet is then sent to all connected neurons. Neurons are represented by small simple equations which are solved in real-time by software running on the ARM processors.
The electronic connections in SpiNNaker convey these spikes much quicker than the biological connections in the brain, hence SpiNNaker can transmit spikes as effectively and quickly with many fewer connections.
Test chips were brought out in 2009, but now the full chips, designed in Manchester and manufactured in Taiwan, have been delivered and will allow the scientists to develop much larger systems which can model the brain. Each chip contains 18 ARM processors.
The bespoke microchips are integrated in a single 19mm square package with a second microchip that provides substantial memory using 3D System-in-Package technology from Unisem Europe Ltd, who have packaging facilities in south Wales. This package delivers the computing power of a PC in a tiny space and for around one watt of electrical power.
Professor Furber, from the School of Computer Science, said: “We hope the machine will be able to model important functions of the human brain and help us gain key insights into their principles of operation.
“Developing and understanding the information processing in the brain is the key. We are actively engaging with neuroscientists and psychologists, both here at the University and elsewhere.
“This could ultimately be of great help for patients, for example, who have presented with reading problems caused by strokes or similar brain injuries. Psychologists have already developed neural networks on which they can reproduce the clinical pathologies.
“They then use these networks to test alternative therapies, to identify which is most effective in treating the patient’s symptoms. At present they are limited in the fidelity they can achieve with these networks by the available computer power, but we hope that SpiNNaker will raise that bar a lot higher.
“We don’t know how the brain works as an information-processing system, and we do need to find out. We hope that our machine will enable significant progress towards achieving this understanding.”
ARM was approached in May 2005 to participate in the SpiNNaker project. A subsequent agreement paved the way to make ARM processor Intellectual Property (IP) available to the project, along with ARM cell library IP to aid design and manufacturing. The agreement allowed University of Manchester to manufacture chips for a system with 1 million ARM-based processors, as well as some smaller test systems.
“The ARM architecture is all about enabling the ARM partner ecosystem to produce smarter systems that are optimized for performance and power consumption,” commented Mike Muller, Chief Technical Officer, ARM.”SpiNNaker seeks to create a working model of the ultimate smart system, the human brain. Steve is part of the ARM family, so this project was a perfect way to partner with him and Manchester University, and for ARM to encourage leading research in the UK.”
ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM’s comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company’s broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies.
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.