Visit additional Tabor Communication Publications
October 05, 2011
Known for creating new disciplines of digital design, Seitz was recognized “for innovations in high-performance message-passing architectures and networks.”
LOS ALAMITOS, Calif., October 5 -- Charles Seitz, an architect and designer of innovative computing and communication systems, has been awarded the IEEE Computer Society’s 2011 Seymour Cray Computer Engineering Award.
Known for creating new disciplines of digital design, Seitz was recognized “for innovations in high-performance message-passing architectures and networks.” He is scheduled to accept the award at the keynote session at SC11 http://sc11.supercomputing.org/ in Seattle, Washington on Tuesday morning, 15 November.
Seitz’s fascination with digital design dates back to the 1960s at the Massachusetts Institute of Technology, where he earned SB, SM, and PhD degrees in electrical engineering. While a graduate student, he taught courses in switching and automata theory, developed MIT’s digital-system project-laboratory course, and received the MIT Goodwin Medal “for conspicuously effective teaching.”
While he was an assistant professor of computer science at the University of Utah, Seitz worked also at the Evans & Sutherland Computer Corp., where he helped design the highest performance graphics engines of the time. After conducting research for Burroughs on digital-video techniques of aperture filtering, Seitz joined the computer science faculty at Caltech, where he focused on very-large-scale integration (VLSI) design and concurrent computing.
Seitz and his students developed the first multicomputer, the Cosmic Cube; devised the key programming and packet-switching techniques for the second-generation multicomputers; and transferred these technologies to industry. The Intel Paragon, ASCI Red, and Cray T3D/E employ message-passing techniques licensed from his Caltech patents.
In 1994, Seitz led the team that founded Myricom Inc., where he served as president and CEO until last year. The company’s Myrinet high-performance interconnects and switches are a direct descendent of multicomputer message-passing networks.
The Seymour Cray Award is one of the IEEE Computer Society's highest awards, and is presented in recognition of innovative contributions to high-performance computing systems that best exemplify Cray’s creative spirit. The award consists of a crystal memento, certificate, and a $10,000 honorarium.
The 2010 Seymour Cray award went to Alan Gara, chief system architect for the three generations of Blue Gene supercomputers. An IBM Fellow at the T.J. Watson Research Center in Yorktown, NY, since 2006, Gara was honored for his “innovations in low power, densely packaged supercomputing systems.”
Kenichi Miura, a professor at the National Institute of Informatics in Japan, received the 2009 Cray award. Other previous recipients include Ken Batcher, John Cocke, Glen Culler, William J. Dally, Monty Denneau, John L. Hennessy, Steven L. Scott, Burton J. Smith, Steven Wallach, and Tadashi Watanabe.
About the IEEE Computer Society
With nearly 85,000 members, the IEEE Computer Society is the world’s leading organization of computing professionals. Founded in 1946, and the largest of the 38 societies of the Institute of Electrical and Electronics Engineers (IEEE), the Computer Society is dedicated to advancing the theory and application of computer and information-processing technology, and is known globally for its computing standards activities. For more information, go to http://www.computer.org.
Source: IEEE Computer Society
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.