Visit additional Tabor Communication Publications
October 24, 2011
According to an EE Times article published last Friday, Intel is getting set to launch its Ivy Bridge CPUs in March 2012. That is about 3 months later than the original schedule, which had the first chips slated for a debut in late 2011. The updated schedule was revealed by Intel CEO Paul Otellini, during an earnings call conducted last week.
Nevertheless, Tom's Hardware Guide pointed out the Ivy Bridge parts are on target for a "qualification for sale" in late 2011. That would allow Intel to maintain that they fulfilled their 12-month tick-tock cadence, even though shipping CPUs would not appear until the spring.
The Ivy Bridge delay is related to moving Intel's manufacturing technology from 32nn to the new 22nm process, according to the EE Times piece. The new technology is not just a simple shrink, but involves transitioning from Intel's current planar design to its 3D Tri-Gate transistor technology that the chipmaker unveiled in May. Intel has been touting the Ivy Bridge CPUs as the first high-volume chips to employ 3D transistors.
According to the Intel, the Tri-Gate technology will enable a 50 percent power reduction at constant performance or a 37 percent performance increase at low voltages when compared to the 32nm technology that they're currently shipping with the Sandy Bridge parts.
The Ivy Bridge CPUs that will appear in March will be for desktops and other client-side platforms, with the server versions coming later, although apparently Otellini didn't commit to any dates on those. The 32nm Sandy Bridge Xeon-EP server (Xeon E5) CPUs are on track to be released in Q4 2011 (2-socket) and Q1 2012 (4-socket). The E5 server chips are also a quarter behind their original launch, but since AMD's new Interlagos CPUs lagged as well, Intel was able to slip its Xeon rollout without losing any ground.
Even with the later-than-planned rollout of Ivy Bridge, Intel will still be the only chipmaker producing volume processors on 22nm technology.
Full story at EE Times
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.