November 14, 2011
SEATTLE, Wash., Nov. 14 — The OpenMP Architecture Review Board (ARB), a global industry alliance dedicated to developing and promoting the OpenMP API, today announced that three new members joined the consortium this year, bringing the total number of member organizations to 22. This allows OpenMP to expand its scope from the traditional SMP systems to embedded systems and accelerators.
Over the last three years seven members joined: three vendors, three research laboratories and one academic institution. These collaborate with existing OpenMP ARB members to develop the methods for programming next-generation parallel computing systems, which will include accelerators and embedded systems.
The most recent members are:
This is in addition to the existing members consisting of AMD, Cray, EPCC, Fujitsu, HP, IBM, Intel, LLNL, Microsoft, NASA, NEC, Oracle, RWTH Aachen, STMicroelectronics, and cOMPunity.
"These seven organizations bring a varied set of approaches and ideas that will help advance our goal of expanding parallel computing as we know it today," said Michael Wong, CEO of OpenMP and Senior Engineer at IBM. "Their energy and enthusiasm will add tremendous value to many projects already under way within the consortium."
Leader in thread-based standards expanding to embedded space
“OpenMP is the leader in establishing the standard in scientific thread-based programming. TACC is excited to join this collaborative effort that will continue the OpenMP success story into the new era of accelerated computing”, said Kent Milfeld, member of HPC group at TACC.
“OpenMP has the potential to increase programmer productivity at all levels of computing, from embedded systems to supercomputers,” said Andy Fritsch of Texas Instruments, “Our C66x DSPs support the OpenMP API and we welcome this opportunity to further expand our OpenMP efforts in the embedded space.”
"In our commitment to provide a many-core programming standard,", says François Bodin, CAPS CTO, "CAPS is very happy to contribute to such a dynamic consortium and in particular to the OpenMP accelerator effort".
About OpenMP
The OpenMP Application Program Interface (API) is a multi-platform shared-memory parallel programming model for the C, C++ and Fortran programming languages. Jointly defined by a group of major computer hardware and software vendors and the user community, OpenMP is a portable, scalable model that gives shared-memory parallel programmers a simple and flexible interface for developing parallel applications for platforms ranging from multicore systems and SMPs, to embedded systems. OpenMP is supported on all architectures including UNIX and Microsoft Windows platforms. OpenMP is the most popular shared-memory parallel programming model in use today and is a cornerstone technology in high performance and technical computing.
About the OpenMP Architecture Review Board
Incorporated in 1999, The OpenMP ARB is the non-profit corporation that owns the OpenMP brand, oversees the OpenMP specification and produces and approves new versions of the specification. The OpenMP ARB helps to organize and fund workshops and other related events, and promotes OpenMP. The OpenMP ARB's mission is to standardize shared memory multiprocessing APIs. Further information can be found at http://www.openmp.org/.
-----
Source: OpenMP ARB
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Read more...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Read more...
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Read more...
Jun 19, 2013 |
Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Read more...
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Read more...
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Read more...
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Read more...
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.