Texas Advanced Computing Center
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report
HPCwire Japan

Tabor Communications
Corporate Video

PGI to Release CUDA-x86 Compiler in January


New CUDA compiler enables parallel programmers to take full advantage of industry-standard CPUs from AMD and Intel

PORTLAND, Ore., Dec. 14 -- The Portland Group, a wholly-owned subsidiary of STMicroelectronics and a leading supplier of compilers for high-performance computing (HPC), today announced that a performance-optimized PGI CUDA C/C++ compiler for multicore x86 platforms (CUDA-x86) will ship with its PGI 2012 release due out in January 2012.

CUDA is NVIDIA's parallel computing architecture that enables dramatic increases in computing performance by harnessing the power of NVIDIA GPUs. Originally announced at the 2010 NVIDIA GPU Technology Conference (GTC), CUDA-x86 extends CUDA beyond the GPU into a system-wide programming model. The release of CUDA-x86 is a key step towards making the x86+GPU architecture an integrated parallel platform.

"CUDA-x86 is another key milepost in PGI’s roadmap for comprehensive support of programming of heterogeneous CPU+GPU systems," stated Douglas Miles, director, The Portland Group. "Directive-based GPU programming with the PGI Accelerator compilers makes it extremely easy to get started programming GPUs. CUDA extensions allow programmers to write explicit parallel algorithms that are inherently massively scalable, and to dive as deep as they want to go to optimize for a specific platform. We expect both approaches to be critically important as accelerator-based systems become more and more pervasive."

"CUDA is the most popular GPU parallel-programming model in the world today, and developers need the flexibility to target multiple architectures with the same code,." said Sanford Russell, director of CUDA marketing at NVIDIA. ."The release of CUDA-x86 delivers the benefits of CUDA as a general-purpose programming model for high-performance parallel applications running in heterogeneous computing environments."

The PGI compiler for CUDA-x86 processes CUDA C/C++as a native parallel-programming language for general-purpose multicore x86 microprocessors from AMD and Intel. CUDA-x86 includes full support for NVIDIA's CUDA C/C++ language for GPUs, so programmers can recompile CUDA application source code for execution on an x86 host. Using CUDA-x86 developers can compile and optimize their CUDA applications to run on x86-based workstations, servers and clusters with or without an NVIDIA GPU accelerator. CUDA C/C++ applications compiled for x86 targets use multiple cores and the streaming SIMD (Single Instruction Multiple Data) capabilities of Intel and AMD CPUs for parallel execution.

Highlights of PGI CUDA C/C++ compiler for multicore x86 include:

  • Optimization and parallelization of native CUDA C/C++on x86 hosts.
  • Low-overhead native parallel execution of CUDA C/C++ on x86 hosts.
  • Executes each CUDA thread block using a single host core; automatically eliminates synchronization where possible.
  • Support for the latest processors from AMD and Intel including support for the new AVX instructions.
  • Automatically in-lines device kernel functions and translates chevron syntax to parallel/vector loops.
  • Full support for NVIDIA's CUDA C/C++language for GPUs on x86 hosts.
  • Full support for GPU texture memory.
  • NVIDIA CUBLAS library support.
  • Supports all PGI host optimizations for Intel/AMD.

In addition, PGI CUDA C/C++ for GPU devices is planned for release in mid 2012. At that time, using PGI Unified Binary™ technology, one binary will be able to use NVIDIA GPUs when present or default to using multicore x86 if no GPU is present.

Performance Data

In a performance comparison of popular parallel programming models, PGI compiled the CUDA-x86 version of a LBM benchmark (part of the Parboil benchmark suite) and compared execution time to the same program parallelized using OpenMP. Program execution times for the different programming models are shown below:

BenchmarkOpenMP Execution TimeCUDA Execution Time
LBM 221 sec. 221 sec.

System: 4 core Intel i7 920 (2.67GHz), 12GB, Red Hat Enterprise Linux 5.3

Additional performance information is available on the PGI website at http://www.pgroup.com/cuda-x86

Price and Availability

The PGI CUDA C/C++compiler on multicore x86 is part of the PGI 2012 release version 12.1 due out in January. It is available at no charge to PGI Accelerator C/C++ licensees with a current PGI Subscription service. PGI products are supported on the Linux, Apple Mac OS X and Microsoft Windows operating systems. A 15 day evaluation is available from The Portland Group web site at www.pgroup.com. Registration is required.

About The Portland Group

The Portland Group, a wholly-owned subsidiary of STMicroelectronics, is the premier supplier of high-performance parallel Fortran, C, and C++ compilers and tools for workstations, servers, and clusters based on x64 processors from Intel and AMD, and GPUs accelerators from NVIDIA. Further information on The Portland Group products can be found at www.pgroup.com, by calling Sales at (503) 682-2806, or by email to sales@pgroup.com.

About STMicroelectronics

STMicroelectronics is a global leader serving customers across the spectrum of electronics applications with innovative semiconductor solutions. ST aims to be the undisputed leader in multimedia convergence and power applications leveraging its vast array of technologies, design expertise and combination of intellectual property portfolio, strategic partnerships and manufacturing strength. In 2010, the Company’s net revenues were $10.35 billion. Further information on ST can be found at www.st.com.

----

Source: The Portland Group

June 19, 2013

June 18, 2013

June 17, 2013

June 14, 2013

June 13, 2013

June 12, 2013

June 11, 2013

June 10, 2013

June 07, 2013


Most Read Features

Most Read Around the Web

Most Read This Just In

Asetek

Feature Articles

Cray Cracks Commercial HPC Code

During a conversation this week with Cray CEO, Peter Ungaro, we learned that the company has managed to extend its reach into the enterprise HPC market quite dramatically--at least in supercomputing business terms. With steady growth into these markets, however, the focus on hardware versus the software side of certain problems for such users is....
Read more...

My Supercomputer is Bigger Than Yours!

Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Read more...

Alternatives Emerge as Linpack Loses Ground

Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Read more...

Short Takes

Developers Tout GPI Model for Exascale Computing

Jun 19, 2013 | Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Read more...

Supercomputers: Not Always the Best for Big Data

Jun 18, 2013 | The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Read more...

Gordon Flashes Its Versatility in HPC Workloads

Jun 18, 2013 | Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Read more...

Supercomputers: Still the King of the HPC Hill

Jun 17, 2013 | The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Read more...

TACC Longhorn Takes On Natural Language Processing

Jun 14, 2013 | For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

HPCwire Live! Atlanta's Big Data Kick Off Week Meets HPC

Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?

Webinar: Mellanox Virtual Modular Switch, the Most Efficient 40GbE Aggregation Switch Solution

Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.

Atlanta's Big Data Kick Off Week Meets HPC Cray

HPC Job Bank


Featured Events






  • November 17, 2013 - November 22, 2013
    SC'13
    Denver, CO
    United States


HPCwire Events