December 21, 2011
SANTA CLARA, Calif., Dec. 21 -- CAPS will add a new back-end to its HMPP directive-based compiler that will allow developers to unleash the performance of the Intel Many Integrated Core (MIC) architecture. First experimentations with scientific applications have shown very promising performance results.
Pioneer in the directive-based approach with its HMPP hybrid compiler, CAPS has been delivering parallel programming software tools, solutions and expertise for more than 10 years and helps organizations to adapt the way their applications are developed in order to benefit from the performance of multi-core and many core architectures.
"We are really excited that MIC is coming on the market", says François Bodin - CAPS CTO, "and we are happy to make MIC easily accessible by our customers through HMPP. We are also continuing work in the OpenMP standards committee, with Intel and many others, for OpenMP offload extensions that will offer a standard to fully support Intel MIC as well as other devices."
"CAPS brings expertise and products that will be valued by software developers using the Intel Many Integrated Core architecture," said James Reinders, Director, Intel. "We are pleased to work with CAPS and see our customers have the opportunity to enjoy CAPS on Intel MIC co-processors as they already do with Intel processors."
About CAPS entreprise
CAPS is a major supplier of solutions dedicated to application migration and deployment on manycore processors. CAPS global solutions for manycore lead the developer to performance by providing top-of-the-range technology (HMPP hybrid compiler and wizard), code porting methodology and ecosystem. Its directive-based & multi-target HMPP compiler enables developers to safely move to hybrid CPU / GPU model and leverage the computing power of stream processors without the pain associated to GPU programming. HMPP is offered within CAPS DevDeck package: an ALL-IN-ONE multi-level suite for manycore application definition, porting and optimization with tools, methodology and resources.
-----
Source: CAPS entreprise
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.