HPCwire: DARPA Program Attacks Power Wall For Embedded Computing

King Abdullah University of Science and Technology

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

January 30, 2012

DARPA Program Attacks Power Wall For Embedded Computing

Jan. 26 -- Computational capability is an enabler for nearly every military system. But computational capability is increasingly limited by power requirements and the constraints on the ability to dissipate heat. One particular military computational need is found in intelligence, surveillance and reconnaissance systems where sensors collect more information than can be processed in real time. To continue to increase processing speed, new methods for controlling power constraints are required.

In the past, computing systems could rely on increasing computing performance with each processor generation. Following Moore’s Law, each generation brought with it double the number of transistors. And according to Dennard’s Scaling, clock speed could increase 40 percent each generation without increasing power density. This allowed increased performance without the penalty of increased power.

“That expected increase in processing performance is at an end,” said DARPA Director Regina E. Dugan. “Clock speeds are being limited by power constraints. Power efficiency has become the Achilles Heel of increased computational capability.”

DARPA’s Power Efficiency Revolution for Embedded Computing Technologies (PERFECT) program seeks to improve power efficiency for embedded computer systems, providing more computing per watt of electrical power. To increase awareness of this program and attract potential researchers, DARPA has scheduled a Proposers’ Day workshop Feb. 15 in Arlington, Va. Proposers’ Day details are available through the Special Notice located here.

As transistor operating voltages approach logic threshold voltage, device operating characteristics change dramatically, decreasing both reliability and maximum operating frequency. Since reliability and operating frequency are critical to its user base, commercial industry has only limited ability to reduce operating voltage to avoid these clock frequency decreases. PERFECT seeks revolutionary approaches to processing-power efficiency to overcome these limitations. This approach includes near threshold voltage operation and massive heterogeneous processing concurrency, combined with techniques to effectively use the resulting concurrency and tolerate the resulting increased rate of soft errors.

-----

Source: DARPA

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

May 23, 2012

May 22, 2012

May 21, 2012

May 18, 2012

May 17, 2012

May 16, 2012

May 15, 2012

May 14, 2012

May 11, 2012

Feature Articles

NVIDIA Works On CPU Co-Dependency Issues with Kepler GPU

NVIDIA is telling everyone that the GK110, its new Kepler GPU aimed at supercomputing, is all about improving performance per watt. But the other driving theme behind the new architecture is reducing the GPU's reliance on its CPU host. How well it accomplishes both these goals areas could determine the success of the new chip in high performance computing.
Read more...

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...