HPCwire: Tilera Releases 16-Core and 36-Core Processors for 64-bit Computing

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

January 30, 2012

Tilera Releases 16-Core and 36-Core Processors for 64-bit Computing

Company on track to be the first successful high-performance microprocessor start-up of this decade

Tilera announces the immediate availability of the 36 and 16-core TILE-Gx 64-bit processors and evaluation systems
Shattering performance and performance per-watt benchmarks
More than 80 customers lined up, including Harmonic and Mercury Computer Systems
Devesh Garg, co-founder of Tilera, rejoins the company as CEO

SAN JOSE, Calif., Jan. 30 -- Tilera Corporation, the leader in manycore microprocessors, today announced several significant steps for the company including the immediate general availability of two of its highly anticipated, low-power, high-performance 64-bit processors – TILE-Gx36 and TILE-Gx16 – as well as companion evaluation systems. These processors are setting new records for performance and performance per watt, running multiple applications including networking, cloud computing and multimedia. Tilera is engaged with more than 80 customers for its TILE-Gx processors, including Harmonic and Mercury Computer Systems. Moreover, Tilera’s former CEO and Tilera co-founder Devesh Garg returns as CEO to scale the company into a leading processor provider in the market.

TILE-Gx36, TILE-Gx16 AVAILABILITY AND PERFORMANCE

Shipping in limited quantities since September, the TILE-Gx36 and TILE-Gx16 64-bit processors, fabricated in 40 nm, are now generally available to customers. The devices contain 36 and 16 full featured cores, respectively, providing never-before-seen performance and performance-per-watt.

In networking, a single TILE-Gx36 can deliver more than 40 gigabits per-second of L2/L3 packet forwarding performance across small and large packet sizes using less than 25 watts of power.
In cloud, a single TILE-Gx36-based server can provide better performance than a Xeon-based system at one-fifth the power and one-eighth the space.

The TILE-Gx36 has demonstrated an industry-best CoreMark™* score of over 165,000**, while consuming a fraction of the power of the nearest competitor. These breakthrough numbers enable customers to add more services into their networking infrastructure equipment, support more video capabilities in their media applications, and reduce overall cost and power consumption in datacenters.

SIGNIFICANT CUSTOMER TRACTION

Tilera is currently engaged with more than 80 customers and already has 20 design wins for the TILE-Gx family. Early customers include Harmonic and Mercury Computer Systems; additional customers will be announced throughout 2012.

"The Tilera TILE-Gx processor provides the performance and versatility we look for, and as such we are utilizing it as part of our next-generation stream processing solutions,” says Neven Haltmayer, Senior Vice President of Research and Development, Harmonic, Inc.

“Deployed defense applications require the highest possible performance in an environment optimized for size, weight, and power or SWaP. The TILE-Gx family offers a compelling performance per watt metric to minimize SWaP,” says Steve Patterson, Vice President of Product Management, Mercury Computer Systems. “In addition to the TILE-Gx’s high speed I/O and built-in security features, the TILE development platform is based on Linux and uses the C/C++ development environment, combining the performance advantages of multicore processing with a familiar platform based on open standards.”

DEVESH GARG RETURNS AS CEO

Tilera welcomes back Tilera co-founder Devesh Garg, 46, as Tilera’s CEO. Garg served as the company’s CEO from its inception in 2004 until October 2007. Garg was a Managing Director in the Bessemer Venture Partners India fund for the past three years, but has remained active in the company as an investor and shareholder. He will be based at Tilera’s headquarters in San Jose, Calif.

“The strides that Tilera has made during my time abroad have been amazing; I’m returning to the helm at an excellent time and with strong tailwind,” says Garg. “Tilera has great design wins and a family of processors coming out that beats the competition by miles.”

In addition to his time as Tilera CEO, Garg served as an operating partner at Bessemer Venture Partners (BVP), which he joined in February 2003. At Bessemer Garg actively managed and advised Bessemer's investments in PA Semi (acquired by Apple Computer), Avnera, Berkeley Design Automation (BDA), Azanda (acquired by Cortina) and K2 Optronics (acquired by Emcore). Prior to BVP, Garg spent five years at Broadcom, joining the company in 1997 as part of the pre-IPO team. While there, Garg oversaw product development and executive management responsibilities for technical sales and field application engineering for all of Broadcom's products, accounting for more than $500 million in annual revenue. Garg will be spearheading Tilera’s transition from a technical innovator to a business leader, using his years of experience and business prowess.

EVALUATION SYSTEMS

Tilera evaluation systems are immediately available in multiple form-factors, scaling from compact size PCIe cards to high performance appliances. The Tilera PCIe cards offer the industry’s first 36-core PCIe half-size card. The full featured appliance scales from a single 36-core TILE-Gx processor to a four processor 1U appliance with a total of 144 cores per 1U box. Additional boards and systems from our partners will be announced later in the year.

*CoreMark is a trademark of EEMBC and EEMBC is a registered trademark of the Embedded Microprocessor Benchmark Consortium. All other trademarks are property of their respective owners.

**Official score is 165,276.25. Full CoreMark score is posted at: http://www.coremark.org/benchmark/index.php

About Tilera

Tilera Corporation is the developer of the highest performance manycore microprocessors in the world. The company is headquartered in San Jose, Calif., with additional locations worldwide. For more information, visit www.tilera.com.

-----

Source: Tilera

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

May 23, 2012

May 22, 2012

May 21, 2012

May 18, 2012

May 17, 2012

May 16, 2012

May 15, 2012

May 14, 2012

May 11, 2012

Feature Articles

NVIDIA Works On CPU Co-Dependency Issues with Kepler GPU

NVIDIA is telling everyone that the GK110, its new Kepler GPU aimed at supercomputing, is all about improving performance per watt. But the other driving theme behind the new architecture is reducing the GPU's reliance on its CPU host. How well it accomplishes both these goals areas could determine the success of the new chip in high performance computing.
Read more...

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...