HPCwire: PRACE to Establish Six HPC Training Centers

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

February 02, 2012

PRACE to Establish Six HPC Training Centers

PRACE, the Partnership for Advanced Computing in Europe, has selected six of its members sites: Barcelona Supercomputing Center (Spain), CINECA - Consorzio Interuniversitario (Italy), CSC - IT Center for Science Ltd (Finland), EPCC at the University of Edinburgh (UK), Gauss Centre for Supercomputing (Germany) and Maison de la Simulation (France) as the first PRACE Advanced Training Centres.

The mission of the PRACE Advanced Training Centres (PATCs) is to carry out and coordinate training and education activities that enable the European research community to utilise the computational infrastructure available through PRACE. The long-term vision is that such centres will become the hubs and key drivers of European high-performance computing education.

The training centres will provide top-class education and training opportunities for computational scientists in Europe The training centres are also the main bodies responsible for producing materials for the PRACE training portal: www.prace-ri.eu/training

“The establishment of the PRACE Advanced Training Centers is one of the most visible achievements of PRACE to the European researchers”, says Dr. Pekka Manninen, co-leader of the PRACE Training and Dissemination Pillar and the Head of Education, Outreach and Training at CSC, one of the new PATC hosting sites. “Competitiveness means being skilled. The PATC network enables us to synergise European HPC training activities for the benefit of the whole of Europe.“

“Contemporary HPC systems offer unprecedented computing power and their architectures are constantly evolving. The ongoing challenge has always been to upskill scientists and programmers to maximise efficiency and research output on such systems,“ adds Dr. Simon Wong, leader of the training work package in PRACE-2IP and Head of Education & Training at ICHEC (Ireland). “PRACE has shown its commitment to address this challenge by establishing the PATCs to significantly expand its training programme.”

There will be at least one PRACE PATC in operation at any one time, but the geographical locations of centres, assessed every two years, may and will vary over time. Training events may also be organised at locations external to PATC hosting sites.

About PRACE

The Partnership for Advanced Computing in Europe (PRACE) is an international non-profit association with its seat in Brussels. The PRACE Research Infrastructure (RI) provides a persistent world-class High Performance Computing (HPC) service for scientists and researchers from academia and industry. The PRACE leadership systems form the apex of the performance pyramid and are well integrated into the European HPC ecosystem. PRACE receives funding from the EU’s Seventh Framework Programme (FP7/2007-2013) under grant agreements n° RI-261557 and n° RI-283493.

-----

Source: PRACE

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

May 23, 2012

May 22, 2012

May 21, 2012

May 18, 2012

May 17, 2012

May 16, 2012

May 15, 2012

May 14, 2012

May 11, 2012

Feature Articles

NVIDIA Works On CPU Co-Dependency Issues with Kepler GPU

NVIDIA is telling everyone that the GK110, its new Kepler GPU aimed at supercomputing, is all about improving performance per watt. But the other driving theme behind the new architecture is reducing the GPU's reliance on its CPU host. How well it accomplishes both these goals areas could determine the success of the new chip in high performance computing.
Read more...

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...