April 19, 2012
SCOTTSDALE, AZ, April 17 -- VITA, the trade association for standard computing architectures serving critical embedded systems industries today announced the formation of a working group that will develop the pin-outs and the connection diagrams for building 4- and 6-dimensional hypercubes. These hypercubes enable using the VPX architecture as a standard supercomputing platform for embedded applications running complex algorithms for radar, sonar, SIGINT, and other data-intensive applications.
“At the March VSO (VITA Standards Organization) meeting in Orlando, a new standards effort, VPX-SC was proposed,” stated Ray Alderman, executive director of VITA. “It may be an addition to the present OpenVPX document as new profiles, or it may be a new specification, if the working group agrees.” A 4-dimensional hypercube can be designed with as few as four VPX modules, with four nodes on a module. A 64-node, 6-dimensional hypercube could be built with 16 VPX modules, with four nodes on a module.
A hypercube architecture offers the advantage that each node (vertice) has n number of connections with 2n nodes total. This architecture is very deterministic because the number of links to any node never exceeds n-1. Hypercubes larger than 6-dimensions tend to have too much latency and become too unwieldy for many applications. Hypercubes are more manageable than a full mesh design that routes each node to every node. With more than 5 or 6 nodes, the number of links becomes too complex to cost effectively support in a full mesh architecture.
The need for massively parallel computers for complex algorithms continues to grow. With some guidance, the VPX architecture could meet the requirements of many applications, especially those in data-intensive critical embedded systems. New algorithms continue to emerge that will require tremendous amounts of computing power and interconnect bandwidth. With the advancements in computing power offered by GPGPUs (General Purpose computation on Graphics Processing Units) and chips like the Knight’s Corner chip, along with the low latency and performance of InfiniBand interfaces, the technology now exists to take VPX into supercomputing applications that require these performance levels.
The working group will be developing implementations using existing copper wire based interconnects and mapping out solutions for optical interconnects using the ANSI/VITA 66 Optical Interconnect on VPX specification.
Companies interested in participating in the working group should contact VITA.
Links to News on Algorithms
Larry Hardesty, “The faster-than-fast Fourier transform”, MIT News, January 18, 2012,
URL: http://web.mit.edu/newsoffice/2012/faster-fourier-transforms-0118.html
David L. Chandler, “Sometimes the quickest path is not a straight line”, MIT News, March 8, 2012, URL: http://web.mit.edu/newsoffice/2012/underwater-swarms-robots-0308.html
About VITA
Founded in 1984, VITA is an incorporated, non-profit organization of suppliers and users who share a common market interest in critical embedded systems. VITA champions open system architectures. Its activities are international in scope, technical, promotional, and user-centric. VITA aims to increase total market size for its members, expand market exposure for suppliers, and deliver timely technical information. VITA has ANSI and IEC accreditation to develop standards (VME, VXS, VPX, OpenVPX, VPX REDI, XMC, FMC, etc.) for embedded systems used in a myriad of critical applications and harsh environments. For more information, visit www.vita.com.
-----
Source: VITA
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Read more...
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.