May 08, 2012
Andrey Vladimirov of Stanford University has run a set of arithmetic benchmarks for HPC system provider Colfax International, comparing Intel’s new Sandy Bridge Xeon CPU with its Westmere predecessor. Although most tests show performance gains for the newest Xeon, some tasks showed little or no change at all. The results are provided in a white paper on Colfax's website.
The study took a low-level approach to understanding the specific capabilities of each chip. Vladimirov focused on explaining how much performance to expect from each model of CPU and how users could achieve those numbers without delving into assembly code.
The benchmarks pitted an 8-core 2.7 GHz Sandy Bridge CPU against a 6-core 3.46 GHz Westmere processor. Here is the equipment used in the benchmarks:
|
System |
Westmere |
Sandy Bridge |
|
Processor |
6-Core X5690 |
8-Core E5-2680 |
|
Frequency |
3.46 GHz |
2.70 GHz |
|
Turbo Frequency |
3.73 GHz |
3.50 GHz |
|
Memory |
12GB |
64GB |
|
Memory Modules |
6 x 2GB |
8 x 8GB |
All tests were conducted using the Linpack and CIAO (Colfax Individual Arithmetic Operations) benchmarks, with the exception of the ‘Copy to/from RAM’ test, which was measured through the STREAM benchmark. Both systems were tested on scalar operations and SSE2 instruction sets, the Sandy Bridge system was also tested with the its new AVX (Advanced Vector Extensions) instruction set. Code was compiled using Intel’s C++ compiler
Using a single core, Sandy Bridge delivered 24.6 gigaflops for LINPACK versus 12.7 gigaflops by the Westmere chip. Utilizing all CPU cores for LINPACK, Sandy Bridge outperformed the Westmere 157.7 gigaflops to 71.8 gigaflops, respectively. Integer codes also performed better on the Sandy Bridge CPU, by a factor of 1.5 to 3.0, which apparently was a surprise since integer arithmetic is not able to use the AVX feature.
Vladimirov noted that performance gains provided by the Sandy Bridge processor depends on the type of application code. In general, the AVX instruction set, with its double-wide vector registers, is responsible for a lot of the floating point performance gains on Sandy Bridge. Also, additional performance is available thanks to its larger cache and higher RAM bandwidth. Notably though, division and square root operations were found to actually perform slightly worse than the Westmere chip.

As long as the source code is available and was written with auto-vectorization in mind, users should be able to port their arithmetic codes to Sandy Bridge rather easily. And, unless the algorithm is heavily dependent on division and square root operations, at least some performance increase should be expected. In cases where the code is able to take maximum advantage of AVX and the better memory subsytem, application performance gains could easily be in the double digit range.
Full story at Colfax International
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.