May 22, 2012
May 22 -- In this three day intensive event participants will focus on programming and tuning techniques for modern multi- and many-core processors with a particular focus on the Intel® Many Integrated Core architecture. Topics will be presented at an advanced level and will include structuring code to enable SIMD/vectorization, efficient usage of register, cache and memory hierarchies, use of multi-threading techniques to maximize resource utilization, data locality considerations on multi-socket NUMA nodes, and inter-node communication. Intel specialists will introduce the Intel® MIC architecture and the Intel programming environment, and will delve into greater detail of the use of multi- and many-core programming techniques. Demonstrations and hands-on sessions will be integrated throughout the course to illustrate the topics in greater depth, and user case studies will highlight real-world experiences in optimising scientific (HPC) codes on the Intel® MIC architecture.
Dates: 21st – 23rd June 2012
Location: Swiss National Supercomputing Centre, Lugano, Switzerland
Registration: To apply for a place please go to here (http://survey.ipb.ac.rs/index.php?s...)
Registration deadline: 11th May 2012.
The school is offered free of charge to students and academics residing in PRACE member states, and lunches, coffee breaks and an evening dinner event will be provided. Please note that a sound knowledge of C, C++ or Fortran is a pre-requisite for this course. Attendance is limited to 30 places, and selection of participants will be based on demonstrated understanding of computational science and high-performance computing and experience with at least one of MPI, OpenMP, or multi-core programming. Registration closes Friday 11th May 2012, but we encourage applicants to apply as early as possible. Candidates will be informed of the results of their application by the second week of May (at the latest).
For further information please contact: Dr Tim Robinson CSCS - Swiss National Supercomputing Centre Via Trevano 131, 6900 Lugano, Switzerland E-mail: tim.robinson@cscs.ch
About PRACE
The Partnership for Advanced Computing in Europe (PRACE) is an international non-profit association with its seat in Brussels. The PRACE Research Infrastructure (RI) provides a persistent world-class High Performance Computing (HPC) service for scientists and researchers from academia and industry. The Implementation Phase of PRACE receives funding from the EU’s Seventh Framework Programme (FP7/2007-2013) under grant agreements n° RI-261557 and n° RI-283493.
-----
Source: PRACE
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Read more...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Read more...
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Read more...
Jun 19, 2013 |
Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Read more...
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Read more...
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Read more...
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Read more...
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.