Visit additional Tabor Communication Publications
July 17, 2012
CAMBRIDGE, Mass., July 17 -- Researchers at MIT have developed a new approach to creating the complex array of wires and connections on microchips, using a system of self-assembling polymers. The work could eventually lead to a way of making more densely packed components on memory chips and other devices.
The new method — developed by MIT visiting doctoral student Amir Tavakkoli of the National University of Singapore, along with two other graduate students and three professors in MIT's departments of Electrical Engineering and Computer Science (EECS) and Materials Science and Engineering (DMSE) — is described in a paper published this August in the journal Advanced Materials; the paper is available online now.
The process is closely related to a method the same team described last month in a paper in Science, which makes it possible to produce three-dimensional configurations of wires and connections using a similar system of self-assembling polymers.
In the new paper, the researchers describe a system for producing arrays of wires that meet at right angles, forming squares and rectangles. While these shapes are the basis for most microchip circuit layouts, they are quite difficult to produce through self-assembly. When molecules self-assemble, explains Caroline Ross, the Toyota Professor of Materials Science and Engineering and a co-author of the papers, they have a natural tendency to create hexagonal shapes — as in a honeycomb or an array of soap bubbles between sheets of glass.
For example, an array of tiny ball bearings in a box "tends to give a hexagonal symmetry, even though it's in a square box," Ross says. "But that's not what circuit designers want. They want patterns with 90-degree angles" — so overcoming that natural tendency was essential to producing a useful self-assembling system, she says.
The team's solution creates an array of tiny posts on the surface that guides the patterning of the self-assembling polymer molecules. This turns out to have other advantages as well: In addition to producing perfect square and rectangular patterns of tiny polymer wires, the system also enables the creation of a variety of shapes of the material itself, including cylinders, spheres, ellipsoids and double cylinders. "You can generate this astounding array of features," Ross says, "with a very simple template."
Karl Berggren, an associate professor of electrical engineering at MIT and a co-author of the paper, explains that these complex shapes are possible because "the template, which is coated so as to repel one of the polymer components, causes a lot of local strain on the pattern. The polymer then twists and turns to try to avoid this strain, and in so doing rearranges on the surface. So we can defeat the polymer's natural inclinations, and make it create much more interesting patterns."
This system can also produce features, such as arrays of holes in the material, whose spacing is much closer than what can be achieved using conventional chip-making methods. That means it can produce much more closely packed features on the chip than today's methods can create — an important step in the ongoing efforts to pack more and more electronic components onto a given microchip.
"This new technique can produce multiple [shapes or patterns] simultaneously," Tavakkoli says. It can also make "complex patterns, which is an objective for nanodevice fabrication," with fewer steps than current processes. Fabricating a large area of complex circuitry on a chip using electron-beam lithography "could take several months," he says. By contrast, using the self-assembling polymer method would take only a few days.
That's still far too long for manufacturing a commercial product, but Ross explains that this step needs to be done only once to create a master pattern, which can then be used to stamp a coating on other chips in a very rapid fabrication process.
The technique could extend beyond microchip fabrication as well, Ross says. For example, one approach to the quest to pack ever-greater amounts of data onto magnetic media such as computer hard disks is to use a magnetic coating with a very fine pattern stamped into it, precisely defining the areas where each bit of data is to be stored. Such fine patterning could potentially be created using this self-assembly method, she says, and then stamped onto the disks.
Tavakkoli and Ross' colleagues in this work are DMSE doctoral students Adam Hannon and Kevin Gotrik, DMSE professor Alfredo Alexander-Katz and EECS professor Karl Berggren. The research, which included work at MIT's Nanostructures Laboratory and Scanning-Elecrron-Beam Lithography facility, was funded by the Semiconductor Research Corporation, the Center on Functional Engineered Nano Architectonics, the National Resources Institute, the Singapore-MIT Alliance, the National Science Foundation, the Taiwan Semiconductor Manufacturing Company and Tokyo Electron.
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Jun 13, 2013 |
Titan, the Cray XK7 at the Oak Ridge National Lab that debuted last fall as the fastest supercomputer in the world with 17.59 petaflops of sustained computing power, will rely on its previous LINPACK test for the upcoming edition of the Top 500 list.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.