August 06, 2012
Intel’s upcoming Xeon Phi processors will be the company’s direct answer to NVIDIA’s Tesla and, to a less extent, AMD’s Firestorm GPUs. For the initial Knights Corner product, Intel has kept most of the critical elements (core count, clock frequency, attached memory capacity) under wraps, but recently, VR-Zone described the specs on some of the pre-production silicon. While much of the story is based on unnamed sources, it nonetheless provides an interesting perspective on the development of the chipmaker’s first manycore architecture.
The architecture, known as Many Integrated Core (MIC), is based on the failed Larrabee chip, which was initially aimed at the visual computing market. In December of 2009, Intel scrapped the effort, citing hardware and software schedule slips. But the design was salvaged, with the Larrabee architecture reportedly coupled with Aubrey Isle silicon and pitched to select partners as a manycore HPC coprocessor.
The original ASIC, manufactured using a 45nm process, became the development platform known Knights Ferry. It incorporated a 32-core chip and 2 GB of on-board GDDR5 memory. The Knights Ferry card delivered 750 gigaflops single precision and sub-400 gigaflops double precision.
In 2011, Intel began to develop Knights Corner, the first MIC product (now know as the Xeon Phi family), based on its new 22-nm tri-gate process. According to the VR-Zone report, there were three A0 Knights Corner iterations with 48, 52, and 60 cores, and between and 2 to 8 GB of on-board memory. These first versions were said to consume roughly 300 Watts.
Supposedly, Intel used the 60-core version to demo the 1-teraflop double precision capability to the public. Despite those improvements, it was likely to fall short of the expected performance of NVIDIA’s upcoming Tesla K20 GPU, which is expected to deliver well north of 1 double precision teraflop.
The next major Knights Corner revision, B0, now includes higher core counts, more memory, and better thermal design. Specifically, this revision comes in 57-, 60- and 61-core versions and 3 to 8 GB of GDDR5 memory. Although three of the new boards still consume up to 300 watts, two have been cranked down to 245 watts. Other features have been modified as well, including a larger on-chip cache, higher memory bandwidth, and a tweaked BIOS. While even this revision may not match the performance of the K20, Intel apparently believes it will eventually win the battle against its GPU competition.
Full story at VR-Zone
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Read more...
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.