August 06, 2012
Intel’s upcoming Xeon Phi processors will be the company’s direct answer to NVIDIA’s Tesla and, to a less extent, AMD’s Firestorm GPUs. For the initial Knights Corner product, Intel has kept most of the critical elements (core count, clock frequency, attached memory capacity) under wraps, but recently, VR-Zone described the specs on some of the pre-production silicon. While much of the story is based on unnamed sources, it nonetheless provides an interesting perspective on the development of the chipmaker’s first manycore architecture.
The architecture, known as Many Integrated Core (MIC), is based on the failed Larrabee chip, which was initially aimed at the visual computing market. In December of 2009, Intel scrapped the effort, citing hardware and software schedule slips. But the design was salvaged, with the Larrabee architecture reportedly coupled with Aubrey Isle silicon and pitched to select partners as a manycore HPC coprocessor.
The original ASIC, manufactured using a 45nm process, became the development platform known Knights Ferry. It incorporated a 32-core chip and 2 GB of on-board GDDR5 memory. The Knights Ferry card delivered 750 gigaflops single precision and sub-400 gigaflops double precision.
In 2011, Intel began to develop Knights Corner, the first MIC product (now know as the Xeon Phi family), based on its new 22-nm tri-gate process. According to the VR-Zone report, there were three A0 Knights Corner iterations with 48, 52, and 60 cores, and between and 2 to 8 GB of on-board memory. These first versions were said to consume roughly 300 Watts.
Supposedly, Intel used the 60-core version to demo the 1-teraflop double precision capability to the public. Despite those improvements, it was likely to fall short of the expected performance of NVIDIA’s upcoming Tesla K20 GPU, which is expected to deliver well north of 1 double precision teraflop.
The next major Knights Corner revision, B0, now includes higher core counts, more memory, and better thermal design. Specifically, this revision comes in 57-, 60- and 61-core versions and 3 to 8 GB of GDDR5 memory. Although three of the new boards still consume up to 300 watts, two have been cranked down to 245 watts. Other features have been modified as well, including a larger on-chip cache, higher memory bandwidth, and a tweaked BIOS. While even this revision may not match the performance of the K20, Intel apparently believes it will eventually win the battle against its GPU competition.
Full story at VR-Zone
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Read more...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Read more...
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.