Visit additional Tabor Communication Publications
October 16, 2012
BOULDER, Colo., Oct. 16 — Rogue Wave Software, the largest independent provider of cross-platform software development tools and embedded components for the next generation of HPC applications, is announcing its product portfolio supporting the Intel Xeon Phi coprocessor. The Intel Xeon Phi product family, based on Intel Many Integrated Core (MIC) architecture, is a major advancement in performance and compatibility. Designed for highly-parallel workloads, the Intel Xeon Phi will scale to over 50 Intel Architecture cores. With these advancements in hardware, it is particularly crucial for developers to have a full spectrum of development tools and components to help parallelize applications. Rogue Wave's strategic product lines will offer Intel Xeon Phi coprocessor support including SourcePro C++, IMSL Numerical Libraries, TotalView debugger, and the ThreadSpotter cache memory optimizer.
"Rogue Wave's rich set of development tools and libraries, which will now also include support for the Intel Xeon Phi coprocessor, bring valuable capabilities to software developers," said Bill Savage, vice president and general manager of the Intel Developer Products Division. "Rogue Wave is a great demonstration of how Intel Xeon Phi coprocessors can help tool vendors port more quickly and add more features."
Developers of applications for the Intel Xeon Phi coprocessor will have Rogue Wave tools and components available to improve productivity. Rogue Wave's libraries, SourcePro and the IMSL C Numerical Library, have already been through preliminary testing on the Intel Xeon Phi coprocessor. IMSL and SourcePro's support of the Intel Xeon Phi coprocessor are scheduled for upcoming releases. Having identified the Intel Xeon Phi coprocessor as a compelling architecture for ThreadSpotter's cache modeling technology, Rogue Wave is actively researching the mathematical models required for the Intel Xeon Phi coprocessor and is planning to support it.
Rogue Wave's TotalView will offer early-access support for the Intel Xeon Phi coprocessor in its upcoming release giving developers the ability to view, control, and debug codes running on both the host processor and the Intel Xeon Phi coprocessor. In order to help developers harness the power of the Intel Xeon Phi coprocessor and to enable computations on both the host and on the Intel Xeon Phi coprocessor, TotalView will support host side applications using the Intel offload directives (LEO). Developers will also be able to debug applications running natively on the Intel Xeon Phi coprocessor. In addition, users will be able to debug scalable MPI applications that are launched from the host environment, but run as native on one or more Intel Xeon Phi coprocessors on a server or across the nodes of an enabled cluster.
"It is crucial to have development tools in the early adoption cycle in order to quickly and efficiently deploy the most powerful and next-generation hardware," stated Richard Loft, the Director of Technology Development in the Computational and Information Sciences Laboratory at NCAR. "We are interested in the scientific possibilities that TotalView on the Intel Xeon Phi coprocessor may be able to offer." NCAR will be deploying the Intel Xeon Phi coprocessors in Cheyenne and will use TotalView to debug code on Yellowstone, Geyser, Caldera, as well as the new coprocessors.
"As part of our commitment to providing the high performance computing (HPC) market with software tools and components for the most advanced hardware, Rogue Wave has invested significant R&D resources to include Intel's Xeon Phi coprocessor support in our strategic software development products," stated Scott Lasica, VP of Products & Alliances at Rogue Wave. "Thanks to our close relationship with Intel and participation in the early testing program, Rogue Wave has been able to quickly advance our portfolio of products to support the Intel Xeon Phi coprocessor, which will give developers the tools and components they need to fully leverage its computational power in their applications."
The Intel Xeon Phi coprocessor targets HPC and enterprise segments such as oil exploration, scientific research, financial analyses, and climate simulation, among many others.
Rogue Wave Software will have a working demo of TotalView on the Intel Xeon Phi coprocessor at SC12 in the Rogue Wave booth #3418 and a theater presentation at the Intel booth #2601.
About Rogue Wave Software
Rogue Wave Software, Inc. is the largest independent provider of cross-platform software development tools and embedded components for the next generation of HPC applications. Rogue Wave marries High Performance Computing with High Productivity Computing to enable developers to harness the power of parallel applications and multicore computing. Rogue Wave products reduce the complexity of prototyping, developing, debugging, and optimizing multi-processor and data-intensive applications. Rogue Wave customers are industry leaders in the Global 2000, ISVs, OEMs, government laboratories and research institutions that leverage computationally-complex and data-intensive applications to enable innovation and outperform competitors. Rogue Wave is a Battery Ventures portfolio company. For more information, visit www.roguewave.com.
Source: Rogue Wave Software, Inc.
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.