Nvidia
CSCS Top Right Frontpage
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report

Tabor Communications
Corporate Video

Andy Bechtolsheim Lays Out Future of Datacenter Fabrics


The acceleration of Ethernet performance over the past few years and its subsequent entry into world of datacenter fabrics is changing the landscape of high performance interconnects. At the recent Linley Tech Processor Conference, networking sage Andy Bechtolsheim talked about the how he sees the technology playing out over the next decade.

An EE Times article, penned by Rick Merritt, covered Bechtolsheim's conference presentation in nice detail and is worth a read. Bechtolsheim's main themes encompassed everything from network buffer sizes to the changing economics of the switch-making business.

The divergence between the breakneck pace of transistor shrinkage (Moore's Law) and the more leisurely performance increase in I/O bandwidth. According the Bechtolsheim, while chips are doubling their transistor density ever couple of years, network bandwidth is only doubling every four years.

To take up the slack, he said, network protocols and applications have to be optimized. In lieu of that, network switch design has to be improved, which to Bechtolsheim is all about right-sizing buffers.

The networking guru decries the proliferation of optical interconnect standards in the pipeline that are ostensibly being developed to deal with the upcoming 100GbE networks. Bechtolsheim thinks the five standards in motion today are just too many.

Nevertheless, he's bullish on Ethernet technology, and the switch biz, in general -- not too surprising considering the amount of time and money he has devoted to Arista, his Ethernet switch startup. Bechtolsheim notes that the current boom in datacenter buildout is fueling a lot of networking growth, which is projected to triple the switch market from $4-5 billion in 2010 to $15 billion by 2015.

He also notes that economics is forcing everyone to use merchant chips, as Arista does now, and even network behemoths like Cisco won't be able to afford custom ASICs for their own switches. That will likely shrink the number of such vendors to just a handful over the next few years. Regardless, he says, chip design will be the critical technology for the networking business going forward.


Full story at EE Times

Sponsored Links

Webinar: Programming Heterogeneous X64+GPU Systems Using OpenACC
Join Michael Wolfe as he compares the advantages and costs of using both low-level models and the directive-based OpenACC model for programming accelerated heterogeneous systems. Registration is free.

High-Performance Computing in Action
Businesses that want to be on the cutting edge of their industries are increasingly turning to high-performance computing (HPC) solutions to handle complex compute processes and speed up their rate of innovation. Download this Executive Brief to see how businesses in energy, life sciences and entertainment put HPC solutions to work in their operations.

Accelerate your science with Seneca
One of the first HPC providers installing a 4X NVIDIA Kepler K-20 cluster. Invites you to a free evaluation on Seneca’s NVIDIA K20 Kepler cluster, pre-loaded with AMBER, NAMD, LAMMPS

May 21, 2013

May 20, 2013

May 17, 2013

May 16, 2013

May 15, 2013

May 14, 2013

May 13, 2013

May 10, 2013

May 09, 2013


Most Read Features

Most Read Around the Web

Most Read This Just In

Supermicro

Feature Articles

CERN, Google Drive Future of Global Science Initiatives

Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...

Saddling Phi for TACC’s Stampede

The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...

"No Exascale for You!" An Interview with Berkeley Lab's Horst Simon

Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

SGI DMF ZeroWatt Disk Solution

In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.

Cray CS300-AC Cluster Supercomputer Air Cooling Technology Video

The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.

SC12 Editorial Feature HPCwire Soundbite sponsored by ISC

HPC Job Bank


Featured Events


  • June 16, 2013 - June 20, 2013
    ISC'13
    Leipzig,
    Germany

  • June 17, 2013 - June 18, 2013
    Forecast 2013
    San Francisco, CA
    United States





HPCwire Events