Visit additional Tabor Communication Publications
October 31, 2012
PORTLAND, Ore., Oct. 31 — The Portland Group, a wholly-owned subsidiary of STMicroelectronics and leading supplier of compilers for high-performance computing (HPC), today announced that PGI Accelerator Fortran, C and C++ compilers will soon target the AMD line of accelerated processing units (APUs) as well as the AMD line of discrete GPU (Graphics Processing Unit) accelerators. PGI will work closely with AMD to extend its PGI Accelerator directive-based compilers to generate code directly for AMD GPU accelerators, and to generate heterogeneous x64+GPU executable files that automatically use both the CPU and GPU compute capabilities of AMD APUs.
Introduced in 2009, PGI Accelerator compilers were the industry’s first standard-compliant Fortran and C compilers to automatically offload computations from an x64 host program to a GPU accelerator. The PGI Accelerator programming model enables parallel programmers to offload code from a host CPU to an attached accelerator by using hints, known as directives, to identify areas of code suitable for acceleration. In addition to exposing parallelization opportunities to the compiler, directives can also be used to specify the details of how to efficiently map loops to a particular accelerator and how to optimize data movement. Directives free the developer to focus on algorithms and application functionality while the compiler does the detailed work of offloading computations onto an accelerator. The principle benefit of using compiler directives is significant improvements to application performance through incremental and portable modifications to existing source code.
“The PGI Accelerator compilers will open up programming of AMD APUs and GPUs to the growing number of HPC developers using directives to accelerate science and engineering applications,” said Douglas Miles, director, The Portland Group. “Together with AMD, we are working to make heterogeneous programming easily accessible to mainstream C and Fortran developers, and to unleash the power of these devices.”
“We look forward to working with PGI to ensure that through the use of standard compiler directives the full computational power of AMD platforms with integrated APUs can be easily tapped,” said Terri Hall, Corporate VP, Business Alliances, AMD. “Engagements like this are key to expanding the developer ecosystem and the opportunities for AMD platforms.”
In June 2012, PGI announced support throughout the PGI Accelerator product line for the OpenACC Application Programming Interface (API) version 1.0, a specification for directive-based accelerator programming developed jointly by several HPC industry members including PGI.
In addition to their GPU capabilities, PGI Accelerator compilers include PGI’s complete suite of x86 host-performance optimization technologies including OpenMP extensions, automatic SIMD vectorization, auto-parallelization, inter-procedural analysis, function inlining, memory hierarchy optimizations and more.
Price and Availability
Preliminary support for AMD accelerators from within PGI Accelerator compilers is planned for mid-2013, and a full production release is scheduled for later that year. PGI will be demonstrating a development release of its PGI Accelerator compilers for AMD in booth 1321 at SC12 in Salt Lake City, November 12–15, 2012. Support for AMD accelerators will be included free of charge to PGI Accelerator licensees with a current PGI subscription.
About The Portland Group
The Portland Group, a wholly owned subsidiary of STMicroelectronics, is the premier supplier of Fortran, C, and C++ compilers and tools for high-performance x64 and x86 processor-based workstations, servers, and clusters.
Source: The Portland Group
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.