Visit additional Tabor Communication Publications
November 12, 2012
SALT LAKE CITY, UT, Nov. 12 - Convey Computer Corporation announced today a new computer architecture – the MX Series – that directly addresses the computing needs of high-performance analytics (HPA) applications.
Big data analytics, like those found in genomics, graph analytics, social network analytics, fraud detection, and security, are typically not well suited for racks of commodity systems. These types of applications demand a new approach to computing that brings performance and affordability to solving extremely large, irregular and hard-to-partition problems. The Convey MX Series is a smarter computer architecture tailored to meet this growing need.
The new Convey architecture features the capability to run tens of thousands of threads of execution coupled with a smart memory system that can atomically perform "in-memory" arithmetic operations. Architected to scale up to 32 terabytes of physical memory, the MX Series can exploit massive degrees of parallelism while efficiently handling hard-to-partition algorithms.
To enhance development productivity, the MX Series offers a new suite of compilers and tools built on OpenMP -- giving users access to today's most pervasive parallel programming model. A unique runtime thread library takes advantage of hardware based scheduling that avoids the scaling bottlenecks typical of traditional thread scheduling mechanisms. This capability enables highly efficient scaling on the MX Series.
"Many high-performance analytics applications are organized around pointer-based data structures, such as trees and graphs. These irregular applications are hard to partition and generally run inefficiently on commodity clusters," explained Bruce Toal, CEO and co-founder of Convey. "The MX Series successfully solves this challenge with an innovative architecture uniquely packaged in a high-performance, power-efficient, and affordable solution."
Analyst firm IDC expects the use of Big Data methods will soon become a requirement for competitiveness in a broad range of market sectors. "Standard clusters by themselves are not designed to efficiently handle some of the most challenging, high-value work, especially graph analytics and other hard-to-partition problems," explains Steve Conway, research vice president of IDC's High Performance Computing Group. "Convey's unique approach is designed to excel at tackling the data-level parallelism (DLP) that characterizes many of these problems. Convey's hybrid-core solutions target better time efficiency, power efficiency, and cost efficiency -- not to mention the ability to obtain answers that would be impractical without high-performance analytics."
The MX Architecture complements Convey's existing HC Series by increasing memory features and parallelization capabilities. Both architectures provide a robust platform for researchers developing HPA applications. In many situations, Convey hybrid-core systems can replace tens or hundreds of commodity systems dedicated to HPA applications. Using the Convey hybrid-core systems, customers can dramatically accelerate a wide range of applications, while lowering energy consumption.
About Convey Computer Corporation
Convey systems break power, performance, and programmability barriers with the world's first hybrid-core computer -- a system that marries the low cost and simple programming model of a commodity system with the performance of a customized hardware architecture. Using the Convey hybrid-core systems, customers worldwide in industries such as life sciences, research, big data, and the government/military are enjoying order of magnitude performance increases.
Source: Convey Computer Corporation
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.