November 13, 2012
SALT LAKE CITY, Nov. 13 – Allinea Software today announced the immediate availability of their leading parallel debugging tool, Allinea DDT, for Intel Xeon Phi coprocessors - and forthcoming support in the Allinea MAP performance profiler which was itself newly unveiled during the SC12 launch gala.
“HPC users adopting Intel Xeon Phi coprocessors will have a clear eye on the performance ball,” said Dr David Lecomber, CTO of Allinea Software, “and to get the most out of the hardware they have to know where to parallelize and where to offload computation. The Allinea MAP profiler is a scalable tool that drills down to the source to shows instantly where real bottlenecks are. The level of integration between Allinea DDT and Allinea MAP - with one consistent development environment - will be a unique and powerful enabler for HPC software developers.”
“In releasing the Allinea DDT debugger with support for the Intel Xeon Phi coprocessor today, users adapting their code will be able to fix software problems quickly - essential to any effective software project. Allinea DDT is ready to debug on this platform from the very start – from one node through to Petascale and beyond,” he added.
With a wide user base in HPC and recognized leadership in scalability and ease of use, many research centers and ISVs rely on Allinea DDT to be able to turn software problems around quickly - saving vital developer time and machine budget for the real business of developing applications and achieving results.
The Intel Xeon Phi coprocessor produces over one teraflop per second, and has been designed for highly-parallel workloads. Among a wide range of uses, it will be particularly important in the field of climate simulation, oil exploration, financial analysis and scientific research. In early 2013, a number of high-profile systems will go live - including the Stampede system at Texas Advanced Computing Centre (TACC) at the University of Texas at Austin, expected to be one of the most powerful computers in the world.
“Allinea Software’s support for the Intel Xeon Phi coprocessor and the announcement of a combined development environment for debugging and profiling will be a valued resource for users of supercomputer systems using this exciting architecture,” said James Reinders, director of Parallel Programming Evangelism at Intel. “The first products from the new Intel Xeon Phi coprocessor product family promise to bring a new capability to supercomputer performance and power efficiency without sacrificing programmability. Allinea Software highlights the flexibility of today’s Intel® Xeon processor based systems by extending their popular solutions in a manner that is completely familiar to today’s users.”
The Allinea DDT debugger for the Intel Xeon Phi coprocessor is already available for download via the Allinea website in the recently released Allinea DDT 3.2.1 - and is being demonstrated at the Allinea booth (#2531) during SC12.
About Allinea Software
Allinea Software is the leading supplier of tools for parallel programming and high performance computing (HPC). Allinea’s products are used by leading commercial and research institutions across the world, and have consistently set the standard for affordability, functionality and ease-of-use – whether applied to applications at modest scale or petascale applications on the world’s largest supercomputers. With new product features aimed at multi-threaded applications and mixed computing architectures, Allinea is now bringing its wealth of experience in parallel tools to the rapidly-expanding arena of multi-core processing.
-----
Source: Allinea Software
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Read more...
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.