November 14, 2012
SALT LAKE CITY, Utah, Nov. 14 - Allinea Software shifted the performance landscape at SC12 today with the announcement of a new performance analysis tool, Allinea MAP.
Better known for their high-performance, scalable parallel debugger, Allinea DDT, the company has taken an unusual tack in developing the new product.
"We worked with a range of leading HPC labs right from the word go - we sat down together with a rough whiteboard sketch and tried to figure out what we could do to get more people profiling their codes", recalls Mark O'Connor, Product Manager at Allinea Software.
This collaborative process resulted in some rather unique features - Allinea MAP eschews the classic instrumentation-based MPI timeline in favor of a dynamic sampling engine that claims to scale tens of thousands of processes whilst adding just 5% to the total runtime.
"We were able to cheat a bit by building on top of Allinea DDT's infrastructure," admits David Lecomber, CTO at Allinea Software, "we already had an infrastructure to launch and merge data proven at 275,000 processes. This gave us a common visual interface over the entire Allinea environment as well as saving development time, which let us focus much more on the user experience."
That user experience has been turning some influential heads. "I really liked seeing the performance information directly in the source code," said Helen He of the National Energy Research Supercomputer Center (NERSC) at Lawrence Berkeley National Laboratory, Department of Energy. "It's very cool," agrees Richard Gerber, Deputy Group Lead for the NERSC User Services Group, "we need a tool that helps users to help themselves."
The rallying-cry around a more usable, reliable profiling tool was repeated across the Atlantic. "When we profile code, the simplest metrics are sometimes the trickiest to collect. A lightweight tool like Allinea MAP lets us get this key performance data faster," said Steven Jarvis, head of the High Performance Systems Group at Warwick University, England, whose group reviewed and advised on several iterations of Allinea MAP.
Allinea's community-led experiment hasn't stopped with the release. Customers who sign up during the rest of SC12 are receiving exclusive invitations into an extended development phase to fit the product to their users' needs. Indeed, with Allinea DDT announcing support for Intel Xeon Phi, several key sites are expecting Allinea MAP support to follow in short order.
"Developing a product in parallel with key labs like this has been an experiment for us," remarks Mark O'Connor, "but parallelizing a process to get better results faster? That's what we do in HPC all day long."
-----
Source: Allinea
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.