Visit additional Tabor Communication Publications
November 20, 2012
Last week, the Mont-Blanc project announced it had tapped Samsung to supply the processors that would power an experimental high performance computing system.
Mont-Blanc is an EU-funded HPC architecture being developed at number of European supercomputing centers including Jülich Supercomputing Center and LRZ in Germany, CNRS and GENCI in France, CINECA in Italy, and Barcelona Supercomputing Center in Spain. The idea is to come up with a scalable architecture that will make it feasible to build exascale computers that run within a reasonable power envelope. To support the latter, the project is focusing on mobile/embedded computing technology, which has been key to delivering energy-efficient hardware.
The processor in question is Samsung's Exynos 5 Dual, an integrated ARM-GPU SoC built on its 32nm High-K Metal Gate (HKMG) process technology. It was originally designed for mobile consumer devices and is being used to power the Samsung Chromebook and the Google Nexus 10.
For the Mount-Blanc prototype, the Exynos chip will be housed on Samsung's Arndale development board, which is aimed at mobile computing and game developers. The board can be picked up for $249, which is fairly expensive for a mobile dev kit, but a pittance for most HPC set-ups, even in quantity.
Exynos 5, the processor, is made up of a dual-core 1.7 GHz ARM Cortex A15 CPU and a quad-core ARM Mali-T604 GPU. Although the chip is built to serve mobile computing apps and 3D gaming, according to Samsung, it can support 72 gigaflops at double precision. (Most mobile GPUs on the market today are limited to single precision.) It also supports up to 12.8 GB/second of memory bandwidth.
"The Exynos 5 Dual packs the most powerful ARM processors with a programmable GPU in a low-power mobile device that would normally be in someone's pocket and running on a battery. Its performance density, energy efficiency, and low market price make it an extraordinary building block for prototyping a new generation of HPC systems," said Mont-Blanc project coordinator Alex Ramirez, in the Nov. 13 press release.
Much of project effort will now shift toward developing a software stack and porting scientific applications for this integrated CPU-GPU architecture. Although, thus far, the work has focused on ARM-based solutions, AMD uses a similar heterogeneous architecture in its APU processors, in this case, based on x86 CPUs and AMD GPUs. NVIDIA, too, has a CPU-GPU solution in its Tegra line.
In fact, the Mount-Blanc project originally built a pre-prototype system based on a Tegra ARM-GPU SoC plus a discrete high-end NVIDIA GPU. Apparently, the researchers decided there was enough computing muscle in Samsung's integrated SoC to serve as an HPC testbed. NVIDIA is planning to integrate a 64-bit ARM CPU and a future GPU design within the next couple of years as part of its "Project Denver" architecture, so the GPU-maker's silicon may yet reappear in a future iteration of the Mont-Blanc work.
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.