December 03, 2012
SUNNYVALE, Calif., Dec. 3 – Cortina Systems, Inc. (Cortina), delivering innovative technologies that link people and networks worldwide, today announced the industry's first 28nm EDC PHY architecture. This next generation architecture becomes the technological foundation for future Cortina 25G and multi-level PAM products. The architecture is designed to drive dramatically lower power and support higher bandwidth to scale to 100G and 400G applications. The density of the 28nm technology will enable higher port counts and increased faceplate and backplane bandwidth for next generation data center, carrier and enterprise systems.
The first member of this architecture is the CS4343 Octal 15G Electronic Dispersion Compensation (EDC) device. The CS4343's baseline architecture leads the industry less than 1 nsec latency in a 17mm x 17mm package, while lowering power consumption by 50% over previous generations. The CS4343 provides a wide operating frequency range from 1 to 15Gbps, and support for all the major standards used in data centers, storage, high performance computing, and wireless backhaul applications including 1GbE, 10GbE, 40GbE, 100GbE, InfiniBand, Fibre Channel, CPRI and OBSAI. This comprehensive capability allows system designers to solve a wide range of applications with the same device.
"Data centers are being upgraded to handle the exponential growth in bandwidth. System vendors are looking for solutions to meet restrictive size, power, and density constraints," said Scott Feller, director at Cortina Systems, Inc. "28nm technology enables Cortina to develop a base platform architecture that meets system vendor requirements today and in the future while keeping a small foot print, increasing the supported data rate to 15G, while reducing power consumption by 50% over current production parts."
"Latency, power, density, and cost are the critical differentiators for system vendors developing 10G switches for data center, storage, and financial markets," commented Dale Murray, Principal Analyst at LightCounting, a market research company focusing on optical interconnects. "This is driving the need for high port density, low latency and power, and high feature integration in all components that go into these switches."
The CS4343 PHY functionality supports eight full-duplex 10G links or two full-duplex 40G links. The device has a wide operating frequency range covering 1GbE, 10GbE, 1G FC, 2G FC, 4G FC, 8G, 16G FC, Infiniband SDR, DDR, QDR and FDR, and CPRI Options 1 to 7. EDC capability allows the device to operate with linear SFP+/QSFP optical modules to Direct Attach Copper, and 10GBase-ZR and DWDM SMF applications. The device is fully compliant to 10G SFP+, 802.3ba 40G and 100G nPPI, and nAUI specifications. The fully autonomous device does not require external processors to control the convergence or dynamic adaption of the dispersion compensation. The CS4343 also integrates the auto-negotiation and coefficient training functionality for 40G CR4 applications, and rate negotiation 16G Fibre channel, for seamless interoperability with existing equipment.
The CS4343 includes an integrated 2x2 switch enabling redundant backplane and faceplate applications without needing an external crossbar device. The integrated switch functionality supports 1+1 protection switching and broadcast functionality in both directions. The device supports link quality monitoring for the inactive redundant link to enable fast switching. In addition, the CS4343 has a fully symmetric architecture with EDC capability on both ingress and egress directions. This enables applications such as translation from KR4 backplane to CR4 cable in blade server designs using a single device, reducing system cost.
The CS4343 has integrated AC coupling capacitors, and supports reference clock free operation to reduce overall system BOM cost. The device also includes capabilities such as real time eye monitoring, loopbacks, PRBS generators and checkers, and hardware interrupt and GPIO pins for test and debug purposes.
Availability
The Cortina CS4343 device is currently sampling.
About Cortina Systems
Cortina Systems, Inc. is a leading provider of high-performance communications semiconductor solutions enabling next generation network connectivity and efficient bandwidth delivery from the core network to the home network. Our broad product portfolio includes carrier-class semiconductor devices for next generation optical transport and passive optical network systems, as well as data center connectivity and digital home solutions.
-----
Source: Cortina
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.