Visit additional Tabor Communication Publications
December 10, 2012
CAMBRIDGE, Mass., Dec. 10 — Silicon’s crown is under threat: The semiconductor’s days as the king of microchips for computers and smart devices could be numbered, thanks to the development of the smallest transistor ever to be built from a rival material, indium gallium arsenide.
The compound transistor, built by a team in MIT’s Microsystems Technology Laboratories, performs well despite being just 22 nanometers (billionths of a meter) in length. This makes it a promising candidate to eventually replace silicon in computing devices, says co-developer Jesús del Alamo, the Donner Professor of Science in MIT’s Department of Electrical Engineering and Computer Science (EECS), who built the transistor with EECS graduate student Jianqian Lin and Dimitri Antoniadis, the Ray and Maria Stata Professor of Electrical Engineering.
To keep pace with our demand for ever-faster and smarter computing devices, the size of transistors is continually shrinking, allowing increasing numbers of them to be squeezed onto microchips. “The more transistors you can pack on a chip, the more powerful the chip is going to be, and the more functions the chip is going to perform,” del Alamo says.
But as silicon transistors are reduced to the nanometer scale, the amount of current that can be produced by the devices is also shrinking, limiting their speed of operation. This has led to fears that Moore’s Law — the prediction by Intel founder Gordon Moore that the number of transistors on microchips will double every two years — could be about to come to an end, del Alamo says.
To keep Moore’s Law alive, researchers have for some time been investigating alternatives to silicon, which could potentially produce a larger current even when operating at these smaller scales. One such material is the compound indium gallium arsenide, which is already used in fiber-optic communication and radar technologies, and is known to have extremely good electrical properties, del Alamo says. But despite recent advances in treating the material to allow it to be formed into a transistor in a similar way to silicon, nobody has yet been able to produce devices small enough to be packed in ever-greater numbers into tomorrow’s microchips.
Now del Alamo, Antoniadis and Lin have shown it is possible to build a nanometer-sized metal-oxide semiconductor field-effect transistor (MOSFET) — the type most commonly used in logic applications such as microprocessors — using the material. “We have shown that you can make extremely small indium gallium arsenide MOSFETs with excellent logic characteristics, which promises to take Moore’s Law beyond the reach of silicon,” del Alamo says.
Transistors consist of three electrodes: the gate, the source and the drain, with the gate controlling the flow of electrons between the other two. Since space in these tiny transistors is so tight, the three electrodes must be placed in extremely close proximity to each other, a level of precision that would be impossible for even sophisticated tools to achieve. Instead, the team allows the gate to “self-align” itself between the other two electrodes.
The researchers first grow a thin layer of the material using molecular beam epitaxy, a process widely used in the semiconductor industry in which evaporated atoms of indium, gallium and arsenic react with each other within a vacuum to form a single-crystal compound. The team then deposits a layer of molybdenum as the source and drain contact metal. They then “draw” an extremely fine pattern onto this substrate using a focused beam of electrons — another well-established fabrication technique known as electron beam lithography.
Unwanted areas of material are then etched away and the gate oxide is deposited onto the tiny gap. Finally, evaporated molybdenum is fired at the surface, where it forms the gate, tightly squeezed between the two other electrodes, del Alamo says. “Through a combination of etching and deposition we can get the gate nestled [between the electrodes] with tiny gaps around it,” he says.
Although many of the techniques applied by the team are already used in silicon fabrication, they have only rarely been used to make compound semiconductor transistors. This is partly because in applications such as fiber-optic communication, space is less of an issue. “But when you are talking about integrating billions of tiny transistors onto a chip, then we need to completely reformulate the fabrication technology of compound semiconductor transistors to look much more like that of silicon transistors,” del Alamo says.
The team presents its work this week at the International Electron Devices Meeting in San Francisco.
Their next step will be to work on further improving the electrical performance — and hence the speed — of the transistor by eliminating unwanted resistance within the device. Once they have achieved this, they will attempt to further shrink the device, with the ultimate aim of reducing the size of their transistor to below 10 nanometers in gate length.
Matthias Passlack, of Taiwanese semiconductor manufacturer TSMC, says del Alamo’s work has been a milestone in semiconductor research. “He and his team have experimentally proven that indium arsenide channels outperform silicon at small-device dimensions,” he says. “This pioneering work has stimulated and facilitated the development of CMOS-compatible, III-V-based-technology research and development worldwide.”
The research was funded by DARPA and the Semiconductor Research Corporation.
In quieter times, sounding the bell of funding big science with big systems tends to resonate further than when ears are already burning with sour economic and national security news. For exascale's future, however, the time could be ripe to instill some sense of urgency....
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
May 23, 2013 |
The study of climate change is one of those scientific problems where it is almost essential to model the entire Earth to attain accurate results and make worthwhile predictions. In an attempt to make climate science more accessible to smaller research facilities, NASA introduced what they call ‘Climate in a Box,’ a system they note acts as a desktop supercomputer.
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.