NetApp
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report

Tabor Communications
Corporate Video

Moore's Law Scaling Stymied at 14nm?


As surely as the sun rises and sets, so the debate over Moore's Law rages on. How much longer will the semiconductor industry get to cash in on the dimensional scaling of integrated circuits (ICs)? The latest round of noteworthy discussions takes place over at EETimes, where prominent industry execs square off over the cost of manufacturing 14-nm wafers.

Intel wafer

Close up of the wafer as it spins during a testing procedure. Source: Intel

Zvi Or-Bach, founder of MonolithIC 3D Inc., best known for his pioneering work on Monolithic 3D-ICs, provides a nice overview, arriving at some interesting conclusions of his own.

On one side, we have expert testimony from the recent International Electron Devices Meeting, reported on by EETimes' Rick Merritt:

"Chips made at the 14-nm process node may deliver as little as half the typical 30 percent performance increase – and still carry a hefty cost premium – due to the lack of next-generation lithography needed to make them efficiently," Merritt summarizes.

This is also the opinion of Luc van den Hove, CEO of the IMEC research center in Belgium. Hove tells EETimes that extreme ultraviolet (EUV) lithography tools will not be widely available until 2014, leaving today's chipmakers in a bind.

But not everyone agrees. Mark Bohr, director of process architecture and integration at Intel, offers an opposing point of view in another EETimes piece:

Projections from an IMEC keynote that 14-nm wafers will be 90 percent more expensive than 28-nm parts due to the lack of EUV lithography are inaccurate, Bohr asserted. The cost increase for 14-nm wafers at Intel "is nowhere near that," he said.

"Cost per wafer has always gone up marginally each generation, somewhat more so in recent generations, but that's more than offset by increases in transistor density so that the cost per transistor continues to go down at 14 nm," Bohr said.

So who is correct? Or-Back makes the case that both organization's CEOs are telling the truth as they know it, and that the apparent discrepancy stems from Intel's primacy in semiconductor manufacturing.

It's quite plausible that Intel's raft of unique process technologies provide it with cost advantages that the other fabs lack. This would validate Borh's claims. And as for Luc van den Hove's predictions, Or-Back notes that IMEC's cost roadmap is on par with the current best practices of non-Intel foundries, e.g., TSMC and STMicroelectronics.

Or-Back smells the profit potential. If this analysis stands up, it would behoove Intel to leverage this competitive edge by rapidly growing its foundry biz, extending its lead even further, he notes. Intel's CEO pick will have a lot to do with how this plays out.

Sponsored Links

Webinar: Programming Heterogeneous X64+GPU Systems Using OpenACC
Join Michael Wolfe as he compares the advantages and costs of using both low-level models and the directive-based OpenACC model for programming accelerated heterogeneous systems. Registration is free.

High-Performance Computing in Action
Businesses that want to be on the cutting edge of their industries are increasingly turning to high-performance computing (HPC) solutions to handle complex compute processes and speed up their rate of innovation. Download this Executive Brief to see how businesses in energy, life sciences and entertainment put HPC solutions to work in their operations.

Accelerate your science with Seneca
One of the first HPC providers installing a 4X NVIDIA Kepler K-20 cluster. Invites you to a free evaluation on Seneca’s NVIDIA K20 Kepler cluster, pre-loaded with AMBER, NAMD, LAMMPS

May 22, 2013

May 21, 2013

May 20, 2013

May 17, 2013

May 16, 2013

May 15, 2013

May 14, 2013

May 13, 2013

May 10, 2013

May 09, 2013


Most Read Features

Most Read Around the Web

Most Read This Just In


Feature Articles

NSF Forges Further Beyond FLOPs

In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Read more...

CERN, Google Drive Future of Global Science Initiatives

Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...

Saddling Phi for TACC’s Stampede

The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

SGI DMF ZeroWatt Disk Solution

In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.

Cray CS300-AC Cluster Supercomputer Air Cooling Technology Video

The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.

SC12 Editorial Feature HPCwire Soundbite sponsored by ISC

HPC Job Bank


Featured Events


  • June 16, 2013 - June 20, 2013
    ISC'13
    Leipzig,
    Germany

  • June 17, 2013 - June 18, 2013
    Forecast 2013
    San Francisco, CA
    United States





HPCwire Events