Cray
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report
HPCwire Japan

Tabor Communications
Corporate Video

STARnet Alliance Seeks Revolution in Chip Design


The Defense Advanced Research Projects Agency (DARPA) and the Semiconductor Research Corporation (SRC) have launched a new consortium to advance the pace of semiconductor innovation in the US as the technology approaches the limits of miniaturization.

The main thrust of the project is the creation of the Semiconductor Technology Advanced Research Network, aka STARnet, a network of six Semiconductor Technology Advanced Research centers, tasked with providing "long-term breakthrough research that results in paradigm shifts and multiple technology options."

At each of the six STARnet university hubs – University of Illinois at Urbana-Champaign, University of Michigan, University of Minnesota, Notre Dame, University of California at Los Angeles and University of California at Berkeley – researchers will pursue CMOS-and-beyond technologies with an emphasis on design, software, system-level verification, and validation. By assessing and eliminating technological barriers identified by the International Technology Roadmap for Semiconductors (ITRS) and engaging in pre-competitive exploratory research, the teams will help secure the continued success of the nation's microelectronics and defense industries.

DARPA and contributing companies have allocated $194 million in joint funding. Although the specific dollar amount varies according to their individual contracts, each STARnet center will receive more than $6 million annually for up to five years. The project is administered by Microelectronics Advanced Research Corporation (MARCO), a subsidiary of SRC.

The multi-disciplinary, collaborative effort draws upon the expertise of 148 faculty researchers and 400 graduate students from 39 universities. In addition to DARPA and SRC, members include the U.S. Air Force Research Laboratory, the Semiconductor Industry Association (SIA), and eight industry partners: Applied Materials, GLOBALFOUNDRIES, IBM, Intel Corporation, Micron Technology, Raytheon, Texas Instruments and United Technologies.

The semiconductor industry, a $144 billion market in the US, has so far benefited from a seemingly endless cycle of transistor shrinks, but Moore's Law is waning. While researchers will likely find a way to squeeze silicon for another decade or so, there are undeniable physical limitations associated with the nanoscale frontier.

"The dimensions of the transistors of today are in the tens of atoms," explains Todd Austin, professor of electrical engineering and computer science and C-FAR director. "We can still make them smaller, but not without challenges that threaten the progress of the computing industry."

With microelectronics so tied to the nation's security and economy, it's imperative that these challenges are addressed. In the words of SRC Executive Director Gilroy Vandentop, "STARnet is a collaborative network of stellar research centers finding paths around the fundamental physical limits that threaten the long term growth of the microelectronics industry."

A breakdown of the six multi-university teams and their primary areas of research:

  • The Center for Future Architectures Research (C-FAR), led by the University of Michigan, is focused on computer systems architectures for the 2020-2030 timeframe. They anticipate that application-driven architectures that can leverage emerging circuit fabrics will be key to extending the life of CMOS technology. Participating universities include Columbia, Duke, Georgia Tech, Harvard, MIT, Northeastern, Stanford, UC Berkeley, UCLA, UC San Diego, Illinois, Washington and Virginia.

  • The Center for Spintronic Materials, Interfaces and Novel Architectures (C-SPIN), led by the University of Minnesota, looks to electron spin-based memory and computation for its potential in overcoming challenges associated with traditional CMOS devices. Participating universities include UC Riverside, Cornell, Purdue, Carnegie Mellon, Alabama, Iowa, Johns Hopkins, MIT, Penn State, UC Santa Barbara, Michigan, Nebraska and Wisconsin.

  • The Center for Function Accelerated nanoMaterial Engineering (FAME), led by the University of California, Los Angeles, is studying nonconventional materials, including nanostructures with quantum-level properties. The research seeks to support analog, logic and memory devices for "beyond-binary computation." Participating universities include Columbia, Cornell, UC Berkeley, MIT, UC Santa Barbara, Stanford, UC Irvine, Purdue, Rice, UC Riverside, North Carolina State, Caltech, Penn, West Virginia and Yale.

  • The Center for Low Energy Systems Technology (LEAST), led by the University of Notre Dame, will investigate new materials and devices for their potential to enable low-power electronics.Participating universities include Carnegie Mellon, Georgia Tech, Penn State, Purdue, UC Berkeley, UC San Diego, UC Santa Barbara, UT Austin and UT Dallas.

  • The Center for Systems on Nanoscale Information Fabrics (SONIC), led by the University of Illinois at Urbana-Champaign, is exploring the benefits of a transitioning from a deterministic to a statistical model. Participating universities include UC Berkeley, Stanford, UC Santa Barbara, UC San Diego, Michigan, Princeton and Carnegie Mellon.

  • The TerraSwarm Research Center (TerraSwarm), hosted by the University of California, Berkeley, seeks to develop city-scale capabilities using distributed applications on shared swarm platforms. Participating universities include Michigan, Washington, UT Dallas, Illinois at Urbana-Champaign, Penn, Caltech, Carnegie Mellon and UC San Diego.

"Each of these six centers is composed of several university teams jointly working toward a single goal: knocking down the barriers that limit the future of electronics," comments DARPA program manager Jeffrey Rogers.

"With such an ambitious task, we have implemented a nonstandard approach. Instead of several different universities competing against each other for a single contract, we now have large teams working collaboratively, each contributing their own piece toward a large end goal."

The project founders believe that long-term research is necessary to bolster semiconductor innovation and ensure the future of US military and industry competitiveness. They state that while short-term programs are suitable for sustaining an evolutionary pace, longer-term efforts are necessary to spur revolutionary advances, especially in light of impending technology constraints.

"STARnet will perform longer-term, more broad-based research, with the goal of expanding the knowledge base of the semiconductor industry, [and] researchers at STARnet centers willgenerate ideas for technology solutions," notes the program literature.

Industry partners gain access to bleeding-edge research subsidized through Department of Defense funding. And while SRC estimates that STARnet research technology likely won't be commercially viable for at least another 10-15 years, members will be able to sub-license the resulting IP.

STARnet continues the work of the Focus Center Research Program (FCRP), a similar program that has been in place since 1997 but is set to conclude on Jan. 31, 2013.

June 19, 2013

June 18, 2013

June 17, 2013

June 14, 2013

June 13, 2013

June 12, 2013

June 11, 2013

June 10, 2013

June 07, 2013

June 06, 2013


Most Read Features

Most Read Around the Web

Most Read This Just In

Asetek

Short Takes

Developers Tout GPI Model for Exascale Computing

Jun 19, 2013 | Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Read more...

Supercomputers: Not Always the Best for Big Data

Jun 18, 2013 | The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Read more...

Gordon Flashes Its Versatility in HPC Workloads

Jun 18, 2013 | Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Read more...

Supercomputers: Still the King of the HPC Hill

Jun 17, 2013 | The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Read more...

TACC Longhorn Takes On Natural Language Processing

Jun 14, 2013 | For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

HPCwire Live! Atlanta's Big Data Kick Off Week Meets HPC

Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?

Webinar: Mellanox Virtual Modular Switch, the Most Efficient 40GbE Aggregation Switch Solution

Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.

Atlanta's Big Data Kick Off Week Meets HPC Cray Exxact

HPC Job Bank


Featured Events






  • November 17, 2013 - November 22, 2013
    SC'13
    Denver, CO
    United States


HPCwire Events