Visit additional Tabor Communication Publications
February 19, 2013
SAN JOSE, Calif., Feb. 19 – Tilera Corporation, the leader in 64-bit manycore general-purpose processors, today announced the TILE-Gx72 processor with 72 power-efficient cores coupled with massive I/O and four high-performance DDR3 memory controllers to drive the next-generation of network, multimedia and cloud infrastructure.
Tilera's customers are building the intelligent infrastructure for tomorrow's hyper-connected, mobile networks and the amount of real-time data and video content is growing exponentially each year. Substantially more complex services are being offered, and the rapid pace of new feature additions demands a software-based model with familiar, standards-based programming tools. Further, OEMs are insisting on dramatically higher levels of performance and scalability from their processor supplier.
In less than a year from the launch of its market-leading TILE-Gx36 processor, Tilera is doubling the compute performance, doubling the I/O capacity, and continuing the linear scaling of application performance with increasing core-count that is the hallmark of the Tile architecture. The TILE-Gx72 leverages Tilera's many innovations -- including the iMesh 2-dimensional interconnect, DDC distributed coherent cache, and TileDirect direct-to-cache I/O -- to deliver the highest compute-per-watt efficiency of any multicore processor in its class.
"The TILE-Gx72 rounds out our processor portfolio, complementing our 9, 16 and 36-core TILE-Gx processors and is offering a remarkable range of processing performance," said Devesh Garg, president and CEO of Tilera. "Customers demand ever-increasing levels of performance and performance-per-watt to stay competitive and they simultaneously want to reuse their software and hardware investments across their product portfolio. The TILE-Gx72 brings an unprecedented amount of compute to customer designs, and leverages thousands of open source libraries and the growing Linux ecosystem."
The TILE-Gx72 is ideally suited for compute and I/O-intensive applications including:
"We continue to be impressed with the scalability of the TILE-Gx family with its seamless software compatibility from 9 cores to 72 cores," said Ofer Raz, head of platforms and architecture of Check Point Software Technologies. "The TILE-Gx72 processor brings the right mix of compute, low-latency I/O, memory bandwidth, and accelerators for the needs of our intelligent, integrated security appliances."
"Tilera is raising the bar again with the launch of its flagship Tile-Gx72 processor," said Linley Gwennap, principal analyst of The Linley Group. "As the first 64-bit, manycore processor to run standard SMP Linux across 72 cores on a single chip and capable of 100Gbps networking, the TILE-Gx72 will enable customers to achieve new levels of performance in multimedia and networking applications."
TILE-Gx72 Technical Highlights
The TILE-Gx72 is a full System-On-a-Chip (SoC), integrating a broad set of I/O's and memory controllers to reduce system cost and save on printed circuit board area.
The RSA Security Conference
Tilera will display the TILE-Gx72 and the accompanying development system at the RSA Security Conference in San Francisco at the Moscone Convention Center, February 25-March 1, 2013 in booth #2751.
Tilera Corporation is the developer of the highest performance, low power general purpose manycore processors. Tilera is headquartered in San Jose, Calif., with additional locations worldwide.
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.