Visit additional Tabor Communication Publications
March 07, 2013
LOS ALAMITOS, Calif., March 7 — Yale N. Patt, professor of electrical and computer engineering and the Ernest Cockrell Jr. Centennial Chair in Engineering at The University of Texas at Austin, has been selected as the 2013 recipient of the IEEE Computer Society Harry H. Goode Award.
Patt was named the recipient of the award "for nearly half a century of significant contributions to information processing, including microarchitecture insights, a breakaway textbook, and mentoring future leaders." The Goode Award was established to recognize achievement in the information-processing field–either a single contribution of theory, design, or technique of outstanding significance; or the accumulation of important contributions on theory or practice over an extended period.
For more than four decades Patt has combined an active research program with consulting and teaching. In 1965, he introduced the WOS module, the first complex logic gate implemented on a single piece of silicon. In 1985, he and students Wen-mei Hwu, Steve Melvin, and Mike Shebanow introduced HPS, a high-performance microarchitecture that exploits instruction-level parallelism by combining wide-issue (fetching and decoding multiple instructions each cycle), aggressive dynamic branch prediction, speculative execution, dynamic scheduling, out-of-order execution, and checkpoint in-order retirement (enabling precise exceptions). Six years later, he and student Tse-Yu Yeh introduced the Two-Level Branch Predictor, which provided much greater prediction accuracy than anyone at the time thought was possible.
Patt's current research focuses on the potential challenges of 2020-era microprocessors, which are slated to contain more than 30 billion transistors. This includes breaking the abstraction layers that separate the problem statement in a natural language (like English) from the electronic circuits that actually execute the program.
Among his projects is MorphCore, a reconfigurable microprocessor that can be an aggressive out-of-order processor when the amount of instruction-level parallelism (ILP) is high, a set of lightweight in-order processors when thread-level parallelism (TLP) is present, or a single in-order processor, when the application is not able to take advantage of either ILP or TLP and so conserving energy is the critical constraint. His first paper on MorphCore, with his students Khubaib, Milad Hashemi, Aater Suleman, and Intel engineer Chris Wilkerson, won the Best Paper Award at Micro-45 in Vancouver last December. The work follows earlier successful work on ACMP, a heterogeneous chip multiprocessor which he and his student Aater Suleman introduced in February 2007.
Patt is also working on improving the interface between the processor core and the DRAMs, on creating GPUs for non-graphics-processing, establishing effective prefetching in a multicore environment, and making more effective use of the run-time system for performance.
Patt's teaching focus has always been on understanding the fundamentals. Initially at University of Michigan Ann Arbor in electrical engineering and computer science and subsequently at UT in electrical and computer engineering, Patt overhauled the first required computing course for undergraduate majors. His "motivated bottom-up approach" is the theme of the textbook, "Introduction to Computing Systems: from bits and gates to C and beyond" (McGraw-Hill), which he co-authored with his former student Sanjay Patel, now a professor at University of Illinois Urbana-Champaign.
Patt was the recipient of the 1995 IEEE Emannuel R. Piore Medal "for contributions to computer architecture leading to commercially viable high-performance microprocessors," the 1996 IEEE Computer Society/ACM Eckert-Mauchly Award "for important contributions to instruction-level parallelism and superscalar processor design," the 1999 IEEE Computer Society W. Wallace McDowell Award for engineering and education contributions to the high-performance microprocessor industry, the 2005 IEEE Charles Babbage Award, and the 2011 (inaugural) IEEE Computer Society B. Ramakrishna Rau Award.
Among his teaching commendations are the ACM Karl V. Karlstrom Outstanding Educator Award for 2000 and the 2002 Texas Excellence Teaching Award for The University of Texas at Austin College of Engineering. He was elected in 2011 to The University of Texas Academy of Distinguished Teachers.
Patt earned his bachelor of science degree at Northeastern University and his master's degree and PhD at Stanford University, all in electrical engineering. He is a Fellow of both IEEE and ACM.
The Goode Award consists of a bronze medal and a $2,000 honorarium.
About IEEE Computer Society
IEEE Computer Society is the world's leading computing membership organization and the trusted information and career-development source for a global workforce of technology leaders including: professors, researchers, software engineers, IT professionals, employers, and students. The unmatched source for technology information, inspiration, and collaboration, the IEEE Computer Society is the source that computing professionals trust to provide high-quality, state-of-the-art information on an on-demand basis. The Computer Society provides a wide range of forums for top minds to come together, including technical conferences, publications, and a comprehensive digital library, unique training webinars,professional training, and the TechLeader Training Partner Program to help organizations increase their staff's technical knowledge and expertise.
Source: IEEE Computer Society
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Jun 19, 2013 |
Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.