Visit additional Tabor Communication Publications
March 07, 2013
LOS ALAMITOS, Calif., March 7 — Yale N. Patt, professor of electrical and computer engineering and the Ernest Cockrell Jr. Centennial Chair in Engineering at The University of Texas at Austin, has been selected as the 2013 recipient of the IEEE Computer Society Harry H. Goode Award.
Patt was named the recipient of the award "for nearly half a century of significant contributions to information processing, including microarchitecture insights, a breakaway textbook, and mentoring future leaders." The Goode Award was established to recognize achievement in the information-processing field–either a single contribution of theory, design, or technique of outstanding significance; or the accumulation of important contributions on theory or practice over an extended period.
For more than four decades Patt has combined an active research program with consulting and teaching. In 1965, he introduced the WOS module, the first complex logic gate implemented on a single piece of silicon. In 1985, he and students Wen-mei Hwu, Steve Melvin, and Mike Shebanow introduced HPS, a high-performance microarchitecture that exploits instruction-level parallelism by combining wide-issue (fetching and decoding multiple instructions each cycle), aggressive dynamic branch prediction, speculative execution, dynamic scheduling, out-of-order execution, and checkpoint in-order retirement (enabling precise exceptions). Six years later, he and student Tse-Yu Yeh introduced the Two-Level Branch Predictor, which provided much greater prediction accuracy than anyone at the time thought was possible.
Patt's current research focuses on the potential challenges of 2020-era microprocessors, which are slated to contain more than 30 billion transistors. This includes breaking the abstraction layers that separate the problem statement in a natural language (like English) from the electronic circuits that actually execute the program.
Among his projects is MorphCore, a reconfigurable microprocessor that can be an aggressive out-of-order processor when the amount of instruction-level parallelism (ILP) is high, a set of lightweight in-order processors when thread-level parallelism (TLP) is present, or a single in-order processor, when the application is not able to take advantage of either ILP or TLP and so conserving energy is the critical constraint. His first paper on MorphCore, with his students Khubaib, Milad Hashemi, Aater Suleman, and Intel engineer Chris Wilkerson, won the Best Paper Award at Micro-45 in Vancouver last December. The work follows earlier successful work on ACMP, a heterogeneous chip multiprocessor which he and his student Aater Suleman introduced in February 2007.
Patt is also working on improving the interface between the processor core and the DRAMs, on creating GPUs for non-graphics-processing, establishing effective prefetching in a multicore environment, and making more effective use of the run-time system for performance.
Patt's teaching focus has always been on understanding the fundamentals. Initially at University of Michigan Ann Arbor in electrical engineering and computer science and subsequently at UT in electrical and computer engineering, Patt overhauled the first required computing course for undergraduate majors. His "motivated bottom-up approach" is the theme of the textbook, "Introduction to Computing Systems: from bits and gates to C and beyond" (McGraw-Hill), which he co-authored with his former student Sanjay Patel, now a professor at University of Illinois Urbana-Champaign.
Patt was the recipient of the 1995 IEEE Emannuel R. Piore Medal "for contributions to computer architecture leading to commercially viable high-performance microprocessors," the 1996 IEEE Computer Society/ACM Eckert-Mauchly Award "for important contributions to instruction-level parallelism and superscalar processor design," the 1999 IEEE Computer Society W. Wallace McDowell Award for engineering and education contributions to the high-performance microprocessor industry, the 2005 IEEE Charles Babbage Award, and the 2011 (inaugural) IEEE Computer Society B. Ramakrishna Rau Award.
Among his teaching commendations are the ACM Karl V. Karlstrom Outstanding Educator Award for 2000 and the 2002 Texas Excellence Teaching Award for The University of Texas at Austin College of Engineering. He was elected in 2011 to The University of Texas Academy of Distinguished Teachers.
Patt earned his bachelor of science degree at Northeastern University and his master's degree and PhD at Stanford University, all in electrical engineering. He is a Fellow of both IEEE and ACM.
The Goode Award consists of a bronze medal and a $2,000 honorarium.
About IEEE Computer Society
IEEE Computer Society is the world's leading computing membership organization and the trusted information and career-development source for a global workforce of technology leaders including: professors, researchers, software engineers, IT professionals, employers, and students. The unmatched source for technology information, inspiration, and collaboration, the IEEE Computer Society is the source that computing professionals trust to provide high-quality, state-of-the-art information on an on-demand basis. The Computer Society provides a wide range of forums for top minds to come together, including technical conferences, publications, and a comprehensive digital library, unique training webinars,professional training, and the TechLeader Training Partner Program to help organizations increase their staff's technical knowledge and expertise.
Source: IEEE Computer Society
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.