Since 1986 - Covering the Fastest Computers in the World and the People Who Run Them

Language Flags
December 4, 2013

Argonne Researchers Establish MPICH ABI Compatibility Initiative

Dec. 4 — Researchers at Argonne National Laboratory have established an initiative to tackle the problem of maintaining runtime compatibility between message passing interface (MPI) implementations on high-performance computer architectures.

The project, called the MPICH ABI Compatibility Initiative, involves the producers of several notable MPICH-derived message-passing implementations.

MPICH is a high-performance, portable implementation of the MPI-1, MPI-2, and MPI-3 community standards for the message-passing model of parallel computation. Developed by an Argonne team of computer scientists, MPICH has become the de facto standard for scientific research on parallel computers and has been adapted by leading vendors in their commercial platforms.

ABI, or application binary interface, is the low-level interface between two program modules. An ABI determines such details as how functions are called and the size, layout and alignment of datatypes. With ABI compatibility programs conform to the same set of runtime conventions.

“Without such compatibility between implementations,” said Kenneth Raffenetti, a software developer in Argonne’s Mathematics and Computer Science Division, “every new release would require application developers to rebuild and test their code with each available MPI library.  Since most systems support multiple MPI libraries, this requires them to build a complete cross-product of MPI implementations and all libraries that depend on them.”

At the outset of the initiative, the Argonne MPICH development team is collaborating with IBM, Intel, and Cray. Each of these major vendors has a high-performance implementation of MPI optimized for its individual platforms and environments.

“One of the primary aims of this initiative is for all parties to agree on a schedule for necessary ABI changes,” said Michael Blocksome, who oversees the development of the MPI software implementation at IBM. “We see this initiative as key to ensuring the stability of our product with ongoing release schedules.”

Compatibility has long been a key concern of commercial MPI vendors.  “Intel MPI Library has always strived to provide binary compatibility between our product releases, and this is highly valued by our customers.  This initiative will provide a binary-compatible upgrade path between the MPI-2 and MPI-3 standards, which will make customers’ MPI-3 transitions easier and more successful.  It will also allow our binary compatibility to extend across our collaborators’ MPI implementations, which is important both to our customers and to our vendor partners,” said Dave Poulsen, who leads Intel’s MPI and Parallel Runtimes team.

“Our customers have come to demand a high-quality, well-supported MPI implementation,” said Mark Pagel, engineering manager of the MPI development group at Cray. “We believe this initiative will make it easier for system administrators to better manage their installations.”

“For many years, vendors have been quick to adopt MPICH as the basis of their own implementations of the MPI,” said Pavan Balaji, a computer scientist at Argonne and head of the MPICH development team. “This new initiative will ensure compatibility between evolving MPI libraries, while allowing the flexibility that individual vendors want.”

Balaji emphasized that other collaborators are welcome to participate in the new initiative. “This is not a closed initiative. Ensuring compatibility benefits all parties involved – MPI implementers, application developers, and system administrators alike.”

The new initiative was announced at the SC13 supercomputing conference, held in Denver, Colorado, November 17-22. SC is the premier international conference for high-performance computing, networking, storage, and analysis.

—–

Source: Argonne National Laboratory

SC14 Virtual Booth Tours

AMD SC14 video AMD Virtual Booth Tour @ SC14
Click to Play Video
Cray SC14 video Cray Virtual Booth Tour @ SC14
Click to Play Video
Datasite SC14 video DataSite and RedLine @ SC14
Click to Play Video
HP SC14 video HP Virtual Booth Tour @ SC14
Click to Play Video
IBM DCS3860 and Elastic Storage @ SC14 video IBM DCS3860 and Elastic Storage @ SC14
Click to Play Video
IBM Flash Storage
@ SC14 video IBM Flash Storage @ SC14  
Click to Play Video
IBM Platform @ SC14 video IBM Platform @ SC14
Click to Play Video
IBM Power Big Data SC14 video IBM Power Big Data @ SC14
Click to Play Video
Intel SC14 video Intel Virtual Booth Tour @ SC14
Click to Play Video
Lenovo SC14 video Lenovo Virtual Booth Tour @ SC14
Click to Play Video
Mellanox SC14 video Mellanox Virtual Booth Tour @ SC14
Click to Play Video
Panasas SC14 video Panasas Virtual Booth Tour @ SC14
Click to Play Video
Quanta SC14 video Quanta Virtual Booth Tour @ SC14
Click to Play Video
Seagate SC14 video Seagate Virtual Booth Tour @ SC14
Click to Play Video
Supermicro SC14 video Supermicro Virtual Booth Tour @ SC14
Click to Play Video