The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
April 28, 2006
HyperTransport 3.0 Specification Released
1 | 2 All »
HyperTransport Technology Consortium, a standards organization dedicated to developing the industry's lowest latency, highest bandwidth interconnect technology, has released version 3.0 of the HyperTransport specification. The new standard nearly doubles the bandwidth and speed of the previous HyperTransport 2.0 specification. In addition, HyperTransport 3.0 supports a variety of new features including AC coupling mode, hot plugging, un-ganging mode and dynamic power management for the support of extended signal transmission distance, typical of backplane and chassis-to-chassis implementations. HyperTransport 3.0 builds on the existing HyperTransport 1.0 and 2.0 standards which continue to be designed into systems at an accelerating rate, and have helped HyperTransport reach considerable market presence and success. HyperTransport 3.0 is fully backwards-compatible with earlier versions of the HyperTransport specification standard.
"The added performance and new features of HyperTransport 3.0 extend the applicability of HyperTransport technology from chip-to-chip and board-to-board, all the way to chassis-to-chassis applications," said Mario Cavalli, general manager of the HyperTransport Technology Consortium. "HyperTransport has proven to be the industry's most flexible, powerful and future-ready standard interconnect solution for compute-intensive system designs, delivering a winning combination of high-performance, standardization and optimized total cost of ownership for data center and supercomputing applications."
There are over 40 million HyperTransport technology-enabled systems in perhaps the industry's widest range of applications for interconnect technologies. HyperTransport technology is deployed in applications ranging from high-performance embedded systems to personal computing, workstations, servers, supercomputers and clusters.
HyperTransport 3.0 extends the 1.4 GHz dual data rate (DDR) maximum clock of HyperTransport 2.0 to 1.8 GHz, 2.0 GHz, 2.4 GHz and 2.6 GHz, and delivers a maximum aggregate bandwidth of 41.6 gigabytes per second (GB/s) -- a bandwidth increase of 86 percent over HyperTransport 2.0.
"As processor performance continues to rise, and the industry increasingly moves toward a new generation of multi-core technology, multi-CPU system designs, interconnect latency and bandwidth take on a pivotal role in overall system and application performance," said David Rich, president of the HyperTransport Consortium. "By further reinforcing HyperTransport's industry position as the lowest latency, highest bandwidth interconnect technology, HyperTransport 3.0 enables designers to achieve state-of-the-art application performance and optimum time-to-market advantages while benefiting from the combined economies of scale of a widely adopted interconnect standard and a full array of off-the-shelf systems and components."
Technical Features and Benefits of HyperTransport 3.0
-- AC mode (Optional) - An innovative AC interconnect mode complements HyperTransport's traditional DC mode, featuring capacitor coupling, AC/DC auto-sensing and auto-configuring capabilities. The feature extends HyperTransport's maximum signal transmission distance to 1 meter at maximum specified clock speed with no signal transmission or performance degradation. As a result, the HyperTransport standard can now support long-haul signal transmission typical of backplane and chassis-to-chassis applications. During power-up and in total transparency to system software, HyperTransport 3.0 auto-senses the presence of coupling capacitors (AC) and/or direct connections (DC) within the HyperTransport interconnect fabric and automatically configures each portion of it accordingly.
-- Hot plugging - HyperTransport technology-enabled devices can be added to or removed from the HyperTransport fabric without disrupting system operations. HyperTransport cards, systems and subsystems can therefore be deployed in backplane and mission-critical platforms requiring high system availability.
-- Un-ganging mode (Optional) - During system power-up and transparently to system software, 1x16 HyperTransport links can optionally be configured as 2x8 virtual links. This gives system architects extended interconnect flexibility and the ability to fully leverage existing HyperTransport components and cores. Un-ganging mode is particularly valuable in multiprocessor and symmetric multiprocessing environments.
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
PGI Accelerator™ Fortran 95/03 and C99 compilers for x64+NVIDIA
Accelerate applications on x64+GPU platforms by adding OpenMP-like compiler directives to existing Fortran and C programs. Available now for Linux, MacOS and Windows. Download a free 15 day trial.
Platform HPC Workgroup Manager
Platform HPC Workgroup Manager integrates all the cluster productivity tools you need to deploy, run and manage your HPC environment.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Feature Articles
Moscow State University Supercomputer Has Petaflop Aspirations
The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...
Intel Ups Performance Ante with Westmere Server Chips
Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...
The Week in Review
The ACM Turing Award goes to the creator of the modern personal computer; and Voltaire announces a mid-range InfiniBand switch and new technology that accelerates distributed applications. We recap those stories and more in our weekly wrapup.
Read More...
Top Headlines
Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips
Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...
AMD: OEMs primed for Opteron 6100s
Mar 17 | The Register | But what about the tier ones? Read more...
Arrival of the Desktop Supercomputer
Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...
Scheduling HPC In The Cloud
Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...
Tailoring Medicine with Supercomputers
Mar 16 | Bio-IT World | Biotech firm builds genetic models from patient data. Read more...
Featured Whitepapers
Virtualization for Aggregation And The vSMP Architecture™
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Copper Cable Technologies for High Performance Computing
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Multimedia
Webcast: Virtualized Data Center Roundtable
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
Webcast: High Performance Computing for a Smarter Planet
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
Sr. Research Systems Architect
Harvard Medical School -
Director of Research Information Technology
City of Hope -
Postdoctoral Research Associate in Computational Sciences
Oak Ridge Institute -
Computational Scientist
The Pennsylvania State University -
Director High Performance Computing/Computer Cluster Administrator in the Department of Astronomy
University of Massachusetts / Amherst -
High Performance Computing Applications Developer
Revolution Computing - Visit the HPCwire Job Bank
Featured Events
-
April 13-14, 2010
HPC User Forum
Dearborn , MI
USA
-
April 19, 2010
2010 High Performance Linux Financial Markets
New York , NY
USA
-
April 19-21, 2010
Cloud Computing Conference & Expo 2010 East
NY , NY
USA
-
April 19-23, 2010
Cloud Slam Events --Producer of Cloud Lab '10
Online Event
-
April 26-29, 2010
ESC Silicon Valley 2010
San Jose , CA
USA
-
May 10-12, 2010
DEISA PRACE Symposium 2010
Barcelona Spain