The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
August 11, 2006
Intel Corporation has announced a global effort to prepare university students for a new paradigm of software development as Intel transitions its processors from single-processor engines to ones that will have multiple cores and threads. This evolution will transform software design and require entirely new thinking and innovation in order to use this kind of processing power.
As part of its higher education program, Intel is providing 45 of the world's top universities with expertise, funding, development tools, educational materials, on-site training and sustained collaboration with Intel to incorporate multi-core and multi-threading concepts into their computer science curricula.
By the end of this year, Intel expects more than 75 percent of its mainstream server, desktop and laptop PC processors to ship as dual-core processors; with four-, eight- and many-cores on the horizon.
"To usher in a new generation of computing technology and bring creative new products to market, it's crucial to educate tomorrow's software developers to architect, develop and debug the next generation of software for modern, multi-core platforms," said Renee James, corporate vice president and general manager of Intel's Software and Solutions Group. "The full potential of multi-core based systems to deliver great performance and expanded usages is unleashed when software is designed to take advantage of the full capabilities of the machine. Working with the world's best universities, Intel is creating the future for performance computing."
Universities participating in the worldwide effort include Carnegie Mellon University, Cornell University, Georgia Institute of Technology, University of Michigan and University of Washington, as well as leading academic institutions across Brazil, China, India, Mexico, Russia, Taiwan and several European countries. The first courses will be offered during the fall term this year and Intel expects hundreds more universities to participate in 2007 and beyond.
"Intel's support in multi-core education is critical for two reasons," said Karsten Schwan, professor of College of Computing, Georgia Institute of Technology. "First, getting early access to advanced technology and new equipment is something that always excites students. Second, companies like Intel have a perspective that looks beyond research to see the broader potential for technology."
The curriculum provides an introduction to Intel multi-core architecture and teaches computer science students how to achieve maximum performance of their programs on threaded, multi-core and multi-processor systems using Intel compilers and threading tools. It also covers the importance of parallelism, threading concepts, threading methodology and programming with threads (Windows, OpenMP, PThreads).
Included in the endeavor are faculty training sessions delivered by Intel Software College multi-threading experts from around the world. Intel also provides course materials, laptops powered by dual-core processors for instructor use in the classroom, as well as licenses for Intel Software Development Products and access to forums and technical support.
This effort is part of the Intel Software College and the Intel Higher Education Program. Additional information is available at www.intel.com/software/college and www.intel.com/education/highered.
(Digg, Technorati, more)
Paul Avery, a recognized leader in advanced grid and networking for science, delivered the first keynote address at the recent TeraGrid '09 conference in Arlington, Virginia. A professor of physics at the University of Florida, Avery is co-principal investigator and founding member of the Open Science Grid (OSG). Avery talked about the history of OSG, some of the projects that leverage its resources, and OSG's relationship with TeraGrid.
Read More...
Before he even took the podium, Ed Seidel was one of the buzz makers at the TeraGrid '09 conference. The day before his keynote, it was announced that he was stepping in as acting assistant director of the National Science Foundation's math and physical sciences directorate. For his talk at the conference, however, Seidel focused on the issues and efforts within his home at NSF, the Office of Cyberinfrastructure.
Read More...
When it comes to a take-home from Tom Cheatham's keynote speech at the TeraGrid '09 conference in Arlington, Va., the subtitle says it all: "Chronicling the growth of a student to tenured professor in the NSF supercomputing center microcosm." In his talk, he acknowledged how his career has tracked the evolution of the NSF centers, now TeraGrid, and would not have been possible without it.
Read More...
Jul 06 | The Register | NSA looks to tap into cheap electrical power for new supercomputers. Read more...
Jul 06 | TechRadar | Breaking the exaflops barrier will help keep the nation's nuclear weapons safe. And that's just the start. Read more...
Jul 01 | GenomeWeb Daily News | The popularity of cloud computing in the life sciences community was on full display at April's Bio-IT World conference. Read more...
Jul 01 | Linux Magazine | How can getting to the ocean help with HPC computing? Read more...
Jun 29 | GCN.com | Agency issues RFI for "Ubiquitous High Performance Computing" systems. Read more...
Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.
Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell
Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.
BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.
Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.