The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
December 15, 2006
Alchip Unveils First Silicon of 512-Core Chip
In collaboration with the University of Tokyo and Taiwan Semiconductor Manufacturing Company (TSMC), Alchip Technologies, a fabless ASIC company, has announced its first silicon success of the SING processor for GRAPE-DR, a next-generation supercomputer design that is targeting a performance goal of two petaflops. The SING chip features 512 CPUs with over 60 million logic gates and 10 million bits of SRAM utilizing TSMC's 90nm process and flip-chip package technology.
The GRAPE series are among the world's fastest supercomputers and have been awarded the Gordon Bell Prize six times. The GRAPE systems have yielded simulation results used worldwide for scientific research in exploring the planet and galaxy.
GRAPE-DR is a research project funded by the University of Tokyo, National Astronomical Observatory of Japan, Institute of Physical and Chemical Research, NTT Communications plus corporations and research organizations. Its goals are to construct a two petaflops computing engine and global research infrastructure utilizing multi-10 Gbps networks by 2008. The GRAPE-DR machine is designed to compute more than 31 times faster than its predecessor, GRAPE-6 (64 trillion computations per second), and to support general-purpose computing.
According to Alchip, development of the SING processor was very challenging due to its large gate count complexity and performance target. The SING processor contains over 60 million logic gates and is designed to run at 500 MHz while consuming 50 to 60 watts of power. Alchip was responsible for the complete design integration which includes physical, electrical, timing and thermal design of the System-on-Chip (SoC) project. The chip adopted TSMC's 90nm eight-layer metal process with a silicon redistribution layer (RDL) in a flip-chip BGA package. Alchip's divide-and-conquer methodology was used to partition the design into three levels of hierarchy for parallel implementation. Alchip's on-chip clocking distribution structure achieved minimum global clock skew on the scale of 18mm by 18mm die size. It enabled high speed operation by avoiding serious nanometer on-chip variation (OCV) which can affect circuits performance. Close collaboration with the customer allowed Alchip to provide effective design and packaging solutions to achieve a one-pass design tapeout and a one-pass silicon success.
"Having selected Alchip as our SoC development partner, we are extremely delighted and satisfied with Alchip's on-time and one-pass silicon success delivery of SING chip," said Professor Kei Hiraki of the University of Tokyo. "Alchip demonstrated superior design and manufacturing capabilities and supported the development of GRAPE-DR project well. With Alchip's efforts, we are able to test, demonstrate and bring GRAPE-DR to the market on time."
"TSMC supports a broad range of existing and emerging applications," said Makoto Onodera, president of TSMC Japan. "The GRAPE-DR project achieved the first silicon success and marks a major collaborative milestone among private, public, and academic segments."
"Alchip is pleased to provide total SoC solutions to the University of Tokyo for the fastest supercomputer in the world," said Kinying Kwan, chairman, president and chief executive officer of Alchip. "The first silicon success of this complex and challenging chip illustrates Alchip's superior SoC design capabilities in cutting-edge technologies and demonstrates our robust turnkey infrastructure that seamlessly integrates physical design, IP, fabrication, packaging and testing solutions. We will continue to delight our customers by powering them with the fastest time-to-market and the lowest total cost of ownership."
For information about the GRAPE-DR project, visit http://grape-dr.adm.s.u-tokyo.ac.jp/index-en.html or contact Professor Kei Hiraki at hiraki@is.s.u-tokyo.ac.jp.
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
New Paper: Parallel Computing Without Parallel Programming
Learn how domain experts can run VHLL programs like MATLAB® on a variety of high-performance platforms without low-level reprogramming and how to work with the largest datasets and complex algorithms without sacrificing ease of use or reducing productivity.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Feature Articles
Spider Up and Spinning Connections to All Computing Platforms at ORNL
Spider, the world's biggest Lustre-based, centerwide file system, has been fully tested to support Oak Ridge National Laboratory's new petascale Cray XT4/XT5 Jaguar supercomputer and is now offering early access to scientists.
Read More...
Wolfram Alpha: A Web-Based Application That Embraced Supercomputers
Wolfram Alpha, the Web-based computational engine introduced in May, is not a traditional supercomputing application, but relies on supercomputers to satisfy its unique requirements.
Read More...
TeraGrid '09: Student Participation Soars
There was a new energy at this year's TeraGrid '09 conference thanks to an outstanding turnout for the student program. Thanks to support from the National Science Foundation, more than 100 high school, undergraduate and graduate students were able to participate in the conference.
Read More...
Top Headlines
3D Seismic Data: Taking a Smarter Approach to Interpretation
Jul 09 | Engineer Live | The demand for computational tools to underpin the 3D seismic interpretation process has never been more apparent. Read more...
Engineering Unemployment Soared in 2Q to 8.6%
Jul 08 | EE Times | Unemployment for U.S. engineers has reached record levels, according to government figures. Read more...
Gartner Adjusts 2009 IT Spend Downward Again
Jul 08 | Network World | Global spending for 2009 projected to drop 6 percent, for a total of $3.2 trillion. Read more...
Concurrent and Parallel Are Not The Same
Jul 08 | Linux Magazine | Portability or efficiency? Neither is guaranteed when writing explicit parallel code. Read more...
800 TFLOP Real-Time Ray Tracing GPU Unveiled, Not for Gamers
Jul 07 | Ars Technica | Japanese company builds custom ASIC to accelerate real-time ray traced rendering for the auto industry. Read more...
Featured Whitepapers
Parallel Computing Without Parallel Programming
Jul 10 | | Engineers, scientists, and other domain experts depend on the productivity enabled by very high-level language (VHLL) tools like MATLAB® and Python. However, as datasets grow larger and programs get more sophisticated, ordinary desktop computers can no longer keep up. The paper explores how to run VHLL programs on high-performance platforms without low-level reprogramming. Work with large datasets and complex algorithms without sacrificing ease of use or reducing productivity.
Building High Performance Computing in a Green and Modular Solution Building Block
Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.
Multimedia
Webcast: Dell Expands HPC Access and Adoption with Intel Cluster Ready Program
Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell
Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.
Video White Paper: Architecting a Better Network Storage Solution
BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.
Webcast: HPC Development Solutions: Sun Studio & Sun HPC ClusterTools
Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
HPC Systems Administrator
McGill University -
High Performance Computing Data Center Manager
National Renewable Energy Laboratory -
High Performance Computing Systems Administrator
Idaho National Laboratory -
Solution Engineer- HPC
Dell Inc -
Parallel Programmer
Cardiff University -
Principal Software Research Engineer
Indiana University -
Post Doctoral Researcher - Exascale Stream Computing
IBM - Visit the HPCwire Job Bank
Featured Events
-
July 13-16, 2009
WORLDCOMP'09
Las Vegas , NV
USA
-
August 24-28, 2009
Data Mining: Levels I, II, & III
Denver , CO
USA