The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
February 16, 2007
Startup Announces Breakthrough DSP Architecture
1 | 2 All »
ISSCC 2007, SAN FRANCISCO, Calif., February 12, 2007 -- Emerging from two years of commercial development and more than eight years of university research, Stream Processors, Inc. (SPI) today unveiled a breakthrough digital signal processor (DSP) architecture that removes the barriers to programming high-performance, massively parallel processors.
Detailed in a paper, "A 512 GOPS Stream Processor for Signal, Image and Video Processing," being presented at this year's International Solid State Circuits Conference, SPI's Stream Processor Architecture combines unmatched levels of DSP performance with a simple and efficient C-programming model. The approach has resulted in the development of the industry's highest-performance family of DSPs, capable of delivering greater than an order of magnitude (more than 10 times) higher performance than current commercially available DSP solutions.
To place this level of processing performance in context, a single fully software-programmable SPI Stream Processor is capable of encoding H.264 high-definition 1080p video in real-time with enough processing power to perform customer-specific video enhancements, image tuning, and video content analysis. Achieving that level of performance using traditional DSPs could require as many as 15 chips, significantly increasing engineering effort, development time and overall project risk.
Making Parallelism Work
Once confined to the realm of supercomputers, the concept of parallel or multi-core processing -- using more than one central processing unit (CPU) or processor core to increase computation speed -- has long been seen as a way to achieve higher levels of performance. Recently, multi-core solutions such as the AMD dual-core Opteron and the Intel Core2 Duo have been shown to be effective when running large independent tasks at the operating system level. However, multi-core architectures have not been successful at accelerating individual embedded DSP applications.
"The key problem has been that writing software to take full advantage of the increased processing power offered by parallelism has always been time-consuming and difficult," said Will Strauss, president of the market research firm Forward Concepts. "While Intel and AMD have started to solve this problem in the personal computing and server markets with multi-core processors, the problem remains in embedded markets. These markets require an energy-efficient, programmable digital signal processor with the computational capacity of tens to hundreds of cores applied to individual tasks. By re-thinking the roles of the architecture, programming model and compiler tools, SPI has created a new class of DSPs that makes parallel processing practical."
Prof. Bill Dally, co-founder, chairman and chief science officer for SPI added, "When we began our research 12 years ago, we quickly realized that traditional architectures were running out of steam. A new approach was needed. Simply putting more cores on a chip doesn't address the real issues of bandwidth, data locality, and ease of programming. Today's demanding embedded applications like H.264 HD encoding and analytics, image processing, video surveillance, wireless communication, search, and encryption, all benefit from the performance gain and programming simplicity offered by SPI's Stream Processor Architecture."
The Stream Processor Architecture
At the heart of SPI's Stream Processor Architecture is a high-performance data-parallel unit (DPU), which is able to sustain hundreds of billions of operations per second (GOPS). Two industry-standard CPU cores are included to support the DPU: a system CPU runs Linux and handles I/O; another core runs main DSP threads and offloads processing of compute-intensive kernel functions to the DPU.
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
Platform HPC Workgroup Manager
Platform HPC Workgroup Manager integrates all the cluster productivity tools you need to deploy, run and manage your HPC environment.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Feature Articles
The Week in Review
The ACM Turing Award goes to the creator of the modern personal computer; and Voltaire announces a mid-range InfiniBand switch and new technology that accelerates distributed applications. We recap those stories and more in our weekly wrapup.
Read More...
Florida State Gives Virtual SMPs a Spin
The prospects for virtual SMP technology got another boost last month when Florida State University announced it had installed a new HPC system from 3Leaf Systems. The servers are being housed at the university's HPC facility and will be used across a range of scientific disciplines.
Read More...
HPC Powers Bobsled Team to Olympic Gold
For the first time in 62 years, the four-man Olympics bobsled team from the US captured the gold medal, setting a course world record in the process. The winning bobsled had some state-of-the-art engineering behind it, including CFD software from Exa Corporation. As it turned out, that software may have proved to be the margin of difference in the race.
Read More...
Top Headlines
Gelsinger Stuns Analysts and Colleagues with Storage Pool Plan
Mar 15 | The Register | EMC's grand vision for unified global storage. Read more...
Cisco Containers Target Federal Market
Mar 15 | Data Center Knowledge | Company delivers UCS-container solution to NASA. Read more...
GP-GPUs: OpenCL Is Ready For The Heavy Lifting
Mar 11 | Linux Magazine | CUDA may be the rage, but OpenCL is a standard that has some features you may need. Read more...
Can Free Software Drive the Fourth Paradigm?
Mar 09 | Free Software Magazine | Data-driven computing will need open software. Read more...
Graphics Card Maker Turns to High-Performance Bioinformatics
Mar 09 | Bio-IT World | Tahoe Informatics founder eyes GPUs, CUDA software. Read more...
Featured Whitepapers
Virtualization for Aggregation And The vSMP Architecture™
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Copper Cable Technologies for High Performance Computing
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Multimedia
Webcast: Virtualized Data Center Roundtable
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
Webcast: High Performance Computing for a Smarter Planet
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
Sr. Research Systems Architect
Harvard Medical School -
Director of Research Information Technology
City of Hope -
Postdoctoral Research Associate in Computational Sciences
Oak Ridge Institute -
Computational Scientist
The Pennsylvania State University -
Director High Performance Computing/Computer Cluster Administrator in the Department of Astronomy
University of Massachusetts / Amherst -
High Performance Computing Applications Developer
Revolution Computing - Visit the HPCwire Job Bank
Featured Events
-
April 13-14, 2010
HPC User Forum
Dearborn , MI
USA
-
April 19, 2010
2010 High Performance Linux Financial Markets
New York , NY
USA
-
April 19-21, 2010
Cloud Computing Conference & Expo 2010 East
NY , NY
USA
-
April 19-23, 2010
Cloud Slam Events --Producer of Cloud Slam '10
Online Event
-
April 26-29, 2010
ESC Silicon Valley 2010
San Jose , CA
USA
-
May 10-12, 2010
DEISA PRACE Symposium 2010
Barcelona Spain