The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
February 16, 2007
IBM Claims Fastest On-Chip Dynamic Memory Technology
1 | 2 All »
San Francisco, Calif., February 14, 2007 -- In papers presented at the International Solid State Circuits Conference (ISSCC) today, IBM revealed a first-of-its-kind, on-chip memory technology that features the fastest access times ever recorded in eDRAM (embedded dynamic random access memory).
This new technology, designed using IBM's Silicon-on-Insulator (SOI) for high-performance at low power, vastly improves microprocessor performance in multi-core designs and speeds the movement of graphics in gaming, networking, and other image intensive, multi-media applications.
The technology is expected to be a key feature of IBM's 45nm (nanometer) microprocessor roadmap and will become available beginning in 2008.
IBM's new eDRAM technology, designed in stress-enabled 65nm SOI using deep trench, dramatically improves on-processor memory performance in about one-third the space with one-fifth the standby power of conventional SRAM (static random access memory).
"With this breakthrough solution to the processor/memory gap, IBM is effectively doubling microprocessor performance beyond what classical scaling alone can achieve," said Dr. Subramanian Iyer, Distinguished Engineer and director of 45nm technology development at IBM. "As semiconductor components have reached the atomic scale, design innovation at the chip-level has replaced materials science as a key factor in continuing Moore's Law. Today's announcement further demonstrates IBM's leadership in this critical area of microprocessor design innovation."
IBM innovations in microelectronics and the company's groundbreaking system-on-a-chip designs have transformed the world of semiconductors. IBM breakthroughs include High-k, which enhances the transistor's function while allowing it to be shrunk beyond today's limits, dual-core and multi-core microprocessors, copper on-chip wiring, silicon-on-insulator and silicon germanium transistors, strained silicon, and eFUSE, a technology that enables computer chips to automatically respond to changing conditions. The White House has awarded IBM the National Medal of Technology, the nation's highest technical honor, for 40 years of innovation in semiconductors.
IBM chips are the heart of the company's server and storage systems, the world's fastest supercomputers and many of the best-known and widely used communications and consumer electronics brands.
eDRAM Specifications
Among the specifications of IBM's high-performance eDRAM technology:
- cell size: 0.126 mm2
- Power supply: 1 V
- availability: 98.7 percent
- Tile: 1K RowX16 Col X146 (2Mb)
- AC power: 76 mW
- standby keep alive Power: 42 mW
- Random cycle time: 2ns
- Latency: 1.5ns
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
PGI Accelerator™ Fortran 95/03 and C99 compilers for x64+NVIDIA
Accelerate applications on x64+GPU platforms by adding OpenMP-like compiler directives to existing Fortran and C programs. Available now for Linux, MacOS and Windows. Download a free 15 day trial.
Platform HPC Workgroup Manager
Platform HPC Workgroup Manager integrates all the cluster productivity tools you need to deploy, run and manage your HPC environment.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Feature Articles
The Week in Review
C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...
Moscow State University Supercomputer Has Petaflop Aspirations
The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...
Intel Ups Performance Ante with Westmere Server Chips
Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...
Top Headlines
Australia Commissions Cray Supercomputer
Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...
Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips
Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...
AMD: OEMs primed for Opteron 6100s
Mar 17 | The Register | But what about the tier ones? Read more...
Arrival of the Desktop Supercomputer
Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...
Scheduling HPC In The Cloud
Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...
Featured Whitepapers
Virtualization for Aggregation And The vSMP Architecture™
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Copper Cable Technologies for High Performance Computing
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Multimedia
Webcast: Virtualized Data Center Roundtable
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
Webcast: High Performance Computing for a Smarter Planet
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
Sr. Research Systems Architect
Harvard Medical School -
Director of Research Information Technology
City of Hope -
Postdoctoral Research Associate in Computational Sciences
Oak Ridge Institute -
Computational Scientist
The Pennsylvania State University -
Director High Performance Computing/Computer Cluster Administrator in the Department of Astronomy
University of Massachusetts / Amherst -
High Performance Computing Applications Developer
Revolution Computing - Visit the HPCwire Job Bank
Featured Events
-
April 13-14, 2010
HPC User Forum
Dearborn , MI
USA
-
April 19, 2010
2010 High Performance Linux Financial Markets
New York , NY
USA
-
April 19-21, 2010
Cloud Computing Conference & Expo 2010 East
NY , NY
USA
-
April 19-23, 2010
Cloud Slam Events --Producer of Cloud Lab '10
Online Event
-
April 26-29, 2010
ESC Silicon Valley 2010
San Jose , CA
USA
-
May 10-12, 2010
DEISA PRACE Symposium 2010
Barcelona Spain