HPCwire

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

AMD Details Quad-core Processor Design


Page:  1  of  2
1 | 2   All  »  

ISSCC, SAN FRANCISCO, Calif., February 12, 2007 -- AMD (NYSE: AMD) today unveiled more industry-defining architectural features for its upcoming native Quad-Core AMD Opteron processors (codenamed "Barcelona") during a presentation to the International Solid State Circuits Conference (ISSCC). In addition to the estimated 40-percent performance advantage native Quad-Core AMD Opteron processors can offer over the competition in benchmark testing, AMD's redesigned microarchitecture will enable new power- and thermal-management techniques, strengthening the industry-leading performance-per-watt AMD Opteron processors currently deliver today. Among the new features are enhancements to AMD PowerNow! technology for dynamic adjustment of individual core frequencies.

"AMD has always focused on delivering increased levels of performance without making compromises in power efficiency," said Randy Allen, corporate vice president, Server and Workstation Division, AMD. "'Barcelona' will build on this value proposition while delivering industry-changing dynamics to the x86 server market, much like the original AMD Opteron processor did in 2003. New power management features, unique to the x86 market, combined with industry-leading performance and stability, make it clear why AMD remains the smarter choice for enterprises."

Optimum Power Consumption

AMD is taking a multi-pronged approach to enabling reduced system-level power consumption for exceptional performance and low energy costs. Enhancements to AMD PowerNow! technology will enable systems based on native Quad-Core AMD Opteron processors to dynamically adjust frequencies at the individual core level for further power consumption reductions.

Another new power management enhancement leverages AMD's Direct Connect Architecture and integrated memory controller by enabling "Barcelona" processor cores to reduce voltage levels even while the memory controller runs at full speed. This enables the memory controller to service external memory requests independent from core p-state transitions, thus enabling p-state opportunities which can lead to additional power savings.

The system memory interface also includes a feature that powers down memory logic when not in use. AMD has also made extensive use of "clock gating" in the "Barcelona" design to enable automatic shut-down of areas of logic not being utilized for further power savings.

"Today's IT system purchasers must weigh performance-per-watt as well as raw performance as they make their buying decisions," noted Nathan Brookwood, Research Fellow at Insight 64. "By doubling the number of cores, adding a shared third level cache and applying a variety of other extensive CPU design enhancements, AMD's 'Barcelona' designers clearly have addressed the numerator in the performance-per-watt equation. Today's ISSCC disclosures reveal 'Barcelona' also includes innovations such as the ability to vary each CPU core's frequency independently, along with a number of proven energy-saving techniques like 'clock-gating' that address the denominator in the equation. The combination of these new performance and power-saving features should drive a dramatic improvement in the already strong performance-per-watt AMD Opteron processor-based systems offer today."

Upcoming native Quad-Core AMD Opteron processors are designed for the same power infrastructure AMD customers depend on today - 68, 95 and 120 Watt thermal envelopes.

Optimum Performance Levels

Page:  1  of  2
1 | 2   All  »  

HPCwire on Twitter

Article Tools

  • Print This Page
  • Bookmark This Article

Share Options

(Digg, Technorati, more)


Subscribe

Discussion

There are 0 discussion items posted.  

HPC in the Cloud Part 2
People to Watch 2010


Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html

SC09 HPC in the Cloud

Newsletters

Stay informed! Subscribe to HPCwire email Newsletters.






HPC Job Bank


Featured Events

HPC User Forum DICE
2010 High Performance Computing Linux Financial Markets
Cloud Computing Expo
Cloud Lab
ESC
DEISA PRACE Symposium