HPCwire: Scientists Compute Death Throes of White Dwarf Star

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

March 23, 2007

Scientists Compute Death Throes of White Dwarf Star

Page: 1 of 3
1 | 2 | 3 All »

By carrying out "extreme computing" at two U.S. Department of Energy supercomputers, University of Chicago scientists have achieved a breakthrough in modeling an exploding white dwarf star. The researchers demonstrated how to incinerate such a star in unprecedented detail at the "Paths to Exploding Stars" conference on Thursday, March 22, in Santa Barbara, Calif.

White dwarf stars pack one and a half times the mass of the sun into an object the size of Earth. When they burn out, the ensuing explosion produces a type of supernova that astrophysicists believe manufactures most of the iron in the universe. But these type Ia supernovas, as they are called, may also help illuminate the mystery of dark energy, an unknown force that dominates the universe.

"That will only be possible if we can gain a much better understanding of the way in which these stars explode," said Don Lamb, Director of the University of Chicago's Center for Astrophysical Thermonuclear Flashes.

Scientists for years have attempted to blow up a white dwarf star by writing the laws of physics into computer software and then testing it in simulations. At first the detonations would only occur if inserted manually into the programs. Then the Flash Center team naturally detonated white dwarf stars in simplified, two-dimensional tests, but "there were claims made that it wouldn't work in 3D," Lamb said.

But in January, the Flash Center team for the first time naturally detonated a white dwarf in a more realistic three-dimensional simulation.

The detonation plays out in no more than three seconds, but simulation work takes considerably longer. The Flash Center team ran its massive simulation on two powerful supercomputers at the National Energy Research Scientific Computing Center (NERSC) at Lawrence Berkeley National Laboratory as well as Lawrence Livermore National Laboratory in California. Just one of the jobs ran for 75 hours on 768 computer processors, for a total of 58,000 hours.

"I cannot say enough about the support we received from the high-performance computing teams at Lawrence Livermore and Lawrence Berkeley national laboratories," Lamb said. "Without their help, we would never have been able to do the simulations."

Katie Antypas, an HPC consultant in NERSC's User Services Group, worked closely with Lamb to run the simulations. "With help and input from many people at NERSC, from setting up accounts, allocating tera-bytes of disk space, granting file sharing permissions to analyzing output from failed runs, we were able to get the Flash team's 512-processor job up and running on short notice to help them meet a hard deadline," Antypas said.

The simulations are so demanding--the Flash Center team calls it "extreme computing"--that they monopolize the powerful computers during the allocated time. To ensure that these computers are used to their maximum potential, the Flash team stands on alert to rapidly correct any glitches that may arise.

"We have it set up so that if something goes wrong, text messages are sent out instantaneously to everyone," said Flash Center Research Scientist Robert Fisher. "It's like being a doctor on call 24/7."

Page: 1 of 3
1 | 2 | 3 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html