HPCwire: Lincoln Lab Releases PVTOL Multicore Software Architecture

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

June 29, 2007

Lincoln Lab Releases PVTOL Multicore Software Architecture

Background

In 2006 multicore processing entered the mainstream. The DoD High Performance Embedded Computing (HPEC) community has been wrestling with the programming challenges presented by multicore computing for several years. The HPEC community got its first taste of multicore computing in 2001 via Bob Graybill's DARPA Polymorphous Computing Architecture (PCA) program. PCA allowed a number of teams to get hands on experience with the 16 core chip developed by the MIT RAW team (led by Prof. Anant Agarwal). Early experiences with this and other tiled processors clearly demonstrated the enormous performance/watt potential of multicore processors, as well as the large programming difficulties. In response, the HPEC Software Initiative (HPEC-SI) made a number of research investments to prepare the way for integrating multicore processors into the Vector, Signal and Image Processing Library (VSIPL) open software standard. These research projects included efforts to incorporate heterogeneous processors (led by Richard Linderman of AFRL and Miriam Leeser at Northeastern), GPUs (led by Dan Campbell of GTRI), and the development of Parallel VSIPL++ (led by CodeSourcery). In addition, MIT Lincoln Laboratory developed several multicore technologies in the context of grid computing. These included Hierarchical Arrays (led by Hahn Kim) and Automated Parallel Mapping (led by Nadya Bliss).

PVTOL Goals

This research has led to the development by Lincoln of the Parallel Vector Tile Optimizing Library (PVTOL). The PVTOL project (led by Jeremy Kepner) has two goals:

(1) Create a library that allows multicore processors to be quickly programmed for real signal processing applications.
(2) Develop prototype multicore VSIPL extensions for possible adoption by the VSIPL standards body.

PVTOL Capabilities

The first real PVTOL applications are expected to be running in late 2007 or early 2008 using the IBM Cell processor on Mercury Computer systems. Lincoln is making available the PVTOL architecture to the broader community to encourage the open discussion of the programming challenges and possible solutions presented by multicore processors. The main features of PVTOL are:

(1) Parallel VSIPL++ look and feel: scalable, portable, high performance.
(2) Hierarchical Arrays.
(3) Automated Parallel Mapping.
(4) Heterogeneous Processors Dispatch Mechanism.

This work was sponsored by the Department of Defense under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions and recommendations are those of the authors and are not necessarily endorsed by the United States Government.

MIT Lincoln Laboratory is a federally funded research and development center operated by the Massachusetts Institute of Technology under a contract with the U.S. Air Force. Serving multiple sponsors, the Laboratory conducts advanced R&D for national defense, with particular emphasis on advanced electronics and transfers technology to both government and industry.

-----

Source: MIT Lincoln Laboratory

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

TACC's Ranger supercomputer celebrates its second year of enabling important research; Microsoft partners with NSF to bring cloud services to researchers; and NSF submits its fiscal year 2011 budget request. We recap those stories and more in our weekly wrapup.
Read More...

NASA Looks to Move Science Apps Into the Cloud

It seems only natural that the US space agency would be casting its eyes toward the clouds. Sure enough, NASA is now looking to cloud computing to optimize the operation of the agency's IT infrastructure for some of its science codes. Like many commercial businesses and government organizations, NASA is being asked to do more computing with fewer datacenter resources.
Read More...

Thoughts, Observations, Beliefs & Opinions About the NSF Supercomputer Centers

There is no such thing as an NSF (Supercomputer) Center and there never has been. There should be. What there are, in the words of Ed Hayes, then comptroller of NSF, are "NSF ASSISTED Supercomputer Centers." This is a double edged sword.
Read More...

Read more HPCwire features...

Top Headlines

IBM Releases Energy Efficient Power7 System

Feb 09 | eWeek Europe | Company says new high-end servers will deliver "intelligent performance." Read more...

Inductive Coupling Packs Flash Drive in a Chip

Feb 09 | EE Times | Wireless technology promises energy-efficient chip-to-chip communication. Read more...

IBM, Microsoft Help Create Montana Supercomputer

Feb 08 | eWeek | A new kind of Rocky Mountain high. Read more...

AMD Aims for GPUs in Mainstream Servers Starting 2012

Feb 08 | Computerworld | Chip maker hopes to bring CPU-GPU processors to servers in two years. Read more...

Graphene Transistors That Work at Blistering Speeds

Feb 05 | Technology Review | IBM has created graphene transistors that leave silicon ones in the dust. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

Appro Assists LLNL with Cluster Designed for Extreme Scale Visualization

Jan 11 | | LLNL is home to some of the fastest computers in the world. In 2012, LLNL expects to have the Sequoia supercomputing cluster operational with a projected performance of over 20 PFLOP/s. These systems will focus on strengthening the foundations of predictive simulation through running large suites of complex simulations and then comparing model predictions with experimental data. To visualize this project’s large amount of data, LLNL requested an Appro Supercomputing Cluster specifically designed to support interactive data analysis.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html