HPCwire

Leading HPC Solution Providers


The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

Leading HPC
Solution Providers






















HPCwire >> Off the Wire

November 02, 2007

Totalview Previews New Suite of Multicore Debugging Tools

Page:  1  of  2
1 | 2   All  »  

NATICK, Mass., Oct. 30 -- TotalView Technologies, the world's leading provider of scalable debugging and analysis software solutions for the multicore era, today announced an early experience program for the new TotalView Workbench, Performance Analysis Tools and TotalView TracePoints products. TotalView Technologies products enable software developers to quickly, easily and effectively debug UNIX, Linux, and Mac OS X applications running on development machines with single, dual-core, multicore, or multiple processors. Registration for the program is available now on the TotalView Technologies Web site at www.totalviewtech.com/earlyaccess.htm.

The new TotalView Workbench provides users with the ability to access multiple products and company services in a single dashboard, rather than having to open and keep multiple applications running on a desktop. The Workbench includes the following features:

  • A complete dashboard with access to all installed debugging tools.

  • A shared mechanism for storing information about recent debugging sessions, so that developers can easily use the right tools for different bugs as they occur.

  • Access to other debugging resources such as bulletin boards, tech support web sites, etc.

  • Customization capabilities, allowing the dashboard to be tailored by individual users for their own needs.

The Workbench can be used to launch installed products, resume previous debugging sessions, receive information about new products and/or new capabilities, receive updated information from TotalView Technologies, access company support resources, and more.

The TAU Performance System will be integrated into the TotalView Workbench as the first offering in the TotalView Technologies Performance Analysis Tools suite. TAU (Tuning and Analysis Utilities) is a suite of tools for analyzing the performance of C, C++, FORTRAN and Java programs. It collects parallel profiles and traces containing significantly more information than is available through prof or gprof, the standard Unix utilities.

"We are honored that TotalView Technologies has selected to use the TAU Performance System for their new Performance Analysis Tools suite," said Dr. Allen Malony, director and CEO of ParaTools, Inc. "We have found in our own development work that TotalView Technologies products greatly simplify multicore application development."

TotalView TracePoints removes many of the challenges inherent in print statement style debugging (sometimes called "printf," "cout" or "print*" debugging after the standard text output statements in C, C++ and FORTRAN). Print style debugging is widely used by developers despite the fact that it is very labor intensive – often involving multiple cycles of manual recoding of the program, recompiling and relinking, and manual analysis of text output files.

TracePoints provides users with a better way to identify and diagnose problems with applications during development, testing, and in production. The user starts a program under the control of the TracePoints application and is immediately able to instrument the application "on the fly" with tracepoints. These tracepoints can capture information about the state of the program (variable data, counts and other data) each time they are triggered.

This data can be immediately displayed and efficiently stored. TracePoints gives the user graphical and interactive ways to explore and analyze the data, in order to look for patterns that tell them what is causing the problem. If what led the program to crash can not be discovered from the existing data set, developers can refine their tracepoint set (adding, deleting, disabling, moving and enhancing tracepoints) and re-run the target program with a single click to get a more refined view.

TracePoints will provide the following major features:

  • The ability to set multiple tracepoints on "sets" of locations such as "entry of every function in this file."

  • The ability to create dynamic tracepoints (without requiring a recompile).

  • Tracepoint data is stored efficiently in files that can be displayed as they are created or saved for later analysis.

  • Table-based analysis tool for viewing the sequence of events and the data collected.

  • Filters for table-based analysis tool.

  • Time-line based analysis tool for viewing the sequencing of events between threads and processes.

  • Source code view within TracePoints GUI.

  • Data view from within TracePoints GUI.

Page:  1  of  2
1 | 2   All  »  

HPCwire on Twitter

Article Tools

  • Print This Page
  • Bookmark This Article

Share Options

(Digg, Technorati, more)


Subscribe

Discussion

There are 0 discussion items posted.  

HPC in the Cloud Part 2
People to Watch 2010

Sponsored Links

PGI Accelerator™ Fortran 95/03 and C99 compilers for x64+NVIDIA
Accelerate applications on x64+GPU platforms by adding OpenMP-like compiler directives to existing Fortran and C programs. Available now for Linux, MacOS and Windows. Download a free 15 day trial.

Platform HPC Workgroup Manager
Platform HPC Workgroup Manager integrates all the cluster productivity tools you need to deploy, run and manage your HPC environment.

RSS Feeds

Feeds by Topic


Feeds by Industry

Feeds by Content Type



Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html

SC09 HPC in the Cloud

Newsletters

Stay informed! Subscribe to HPCwire email Newsletters.






HPC Job Bank


Featured Events

HPC User Forum DICE
2010 High Performance Computing Linux Financial Markets
Cloud Computing Expo
Cloud Lab
ESC
DEISA PRACE Symposium
Home | News | Features | Blogs | HPC Markets | Whitepapers | Multimedia | Events | Job Bank | Academia & Research | Financial Services | Government | Life Sciences | Manufacturing | Oil & Gas | Retail | Applications | Developer Tools | Interconnects | Middleware | Networks | Processors | Storage | Systems | Visualization | Subscribe | About HPCwire | Contact Us | Site Map | Editorial Calendar | Reprints
HPCwire
Tabor Communications | Tabor Publications & Events
Tabor Communications