The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
September 24, 2008
Sept. 24 -- A consortium of computing experts has approved the first upgrade to the venerable Message Passing Interface (MPI) standard since 1997.
Ratified September 4 in Dublin, Ireland, MPI version 2.1 introduces modest changes to the standard in anticipation of more ambitious revisions expected in the next couple of years. According to MPI Forum Chairman Rich Graham of Oak Ridge National Laboratory's National Center for Computational Sciences, the 600-page MPI 2.1 is primarily an attempt to clarify and correct errors in the 11-year-old standard.
"The 2.0 document has errors in it -- typos and the like," Graham noted. "It's also not a single document. You sometimes have to look at several locations in the standard to find everything it says about a particular topic, so we made an attempt to bring those together so it's easier to find."
MPI, which allows applications to run on parallel computers, is used by nearly all scientific application developers to exchange data between processors. Graham credited Rolf Rabenseifner at the University of Stuttgart's High Performance Computing Center Stuttgart for spearheading the MPI 2.1 effort.
The next round of changes to the standard will appear in version 2.2, with that effort spearheaded by William Gropp of the University of Illinois at Urbana-Champaign's National Center for Supercomputing Applications. Graham hopes the forum will decide on textual changes and application performance interfaces by the end of the year, with final ratification in mid-2009. He noted that those changes will also be relatively minor and easy to implement.
More fundamental issues will be addressed in MPI 3.0, which the group hopes to ratify by the end of 2010. That standard will tackle a variety of issues, including remote memory access (the ability for one processor to write to another processor's memory), fault tolerance (the ability to respond to a problem without crashing the application), and non-blocking collectives (methods for simplifying and improving communication within an application).
Graham stressed that versions 2.1 and 2.2 are not expected to break existing applications that use the standard. While the more ambitious 3.0 standard may break existing applications by deprecating some functions found in 2.2, he noted that backward compatibility will be maintained for the foreseeable future.
The complete MPI 2.1 standard and information for getting involved in this effort are available at the MPI Forum Web site (www.mpi-forum.org).
-----
Source: Oak Ridge National Laboratory
(Digg, Technorati, more)
Appro Ready-To-Go-Clusters – Quickly deploy ANSYS & Intel Cluster Ready Solutions
Offering a fully integrated Ready-To-Go Cluster based on the Appro GreenBlade System supporting up to 28 blade nodes in a half-size standard rack cabinet, including master nodes and switches.
TACC's Ranger supercomputer celebrates its second year of enabling important research; Microsoft partners with NSF to bring cloud services to researchers; and NSF submits its fiscal year 2011 budget request. We recap those stories and more in our weekly wrapup.
Read More...
It seems only natural that the US space agency would be casting its eyes toward the clouds. Sure enough, NASA is now looking to cloud computing to optimize the operation of the agency's IT infrastructure for some of its science codes. Like many commercial businesses and government organizations, NASA is being asked to do more computing with fewer datacenter resources.
Read More...
There is no such thing as an NSF (Supercomputer) Center and there never has been. There should be. What there are, in the words of Ed Hayes, then comptroller of NSF, are "NSF ASSISTED Supercomputer Centers." This is a double edged sword.
Read More...
Feb 08 | eWeek | A new kind of Rocky Mountain high. Read more...
Feb 08 | Computerworld | Chip maker hopes to bring CPU-GPU processors to servers in two years. Read more...
Feb 05 | Technology Review | IBM has created graphene transistors that leave silicon ones in the dust. Read more...
Feb 04 | The Register | Intel will preview first 32nm Xeon chips on Monday. Read more...
Feb 03 | Linux Magazine | A couple of relatively new commodity solutions could make a huge impact in HPC. Read more...
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Jan 11 | | LLNL is home to some of the fastest computers in the world. In 2012, LLNL expects to have the Sequoia supercomputing cluster operational with a projected performance of over 20 PFLOP/s. These systems will focus on strengthening the foundations of predictive simulation through running large suites of complex simulations and then comparing model predictions with experimental data. To visualize this project’s large amount of data, LLNL requested an Appro Supercomputing Cluster specifically designed to support interactive data analysis.
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html