The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
October 21, 2009
ATLANTA, Oct. 21 -- The Georgia Institute of Technology today announced its receipt of a five-year, $12 million Track 2 award from the National Science Foundation's (NSF) Office of Cyberinfrastructure to lead a partnership of academic, industry and government experts in the development and deployment of an innovative and experimental high-performance computing (HPC) system.
The award provides for the creation of two heterogeneous, HPC systems that will expand the range of research projects that scientists and engineers can tackle, including computational biology, combustion, materials science, and massive visual analytics. The project brings together leading expertise and technology resources from Georgia Tech's College of Computing, Oak Ridge National Laboratory (ORNL), University of Tennessee, National Institute for Computational Sciences, HP and NVIDIA.
NSF's Track 2 program is an activity designed to fund the deployment and operation of several leading-edge computing systems operating at or near the petascale. An underlying goal is to advance US computing capability in order to support computational scientists and engineers in the pursuit of scientific discovery. The award announced today is the part of the fourth round of awards in the Track 2 program.
"Our goal is to develop and deploy a novel, next-generation system for the computational science community that demonstrates unprecedented performance on computational science and data-intensive applications, while also addressing the new challenges of energy-efficiency," said Jeffrey Vetter, joint professor of computational science and engineering at Georgia Tech and Oak Ridge National Laboratory.
"The user community is very excited about this strategy," Vetter continued. For example, James Phillips, senior research programmer at the University of Illinois who leads development of the widely-used NAMD application, says "Our experiences with graphics processors over the past two years have been very positive and we can't wait to explore the new Fermi architecture; this new NSF resource will provide an ideal platform for our large biomolecular simulations."
Georgia Tech's Vetter will lead the five-year project as principal investigator. The project team is comprised of luminaries in the HPC field, including a Gordon Bell Prize winner and previous recipients of the NSF Track 2B award. Co-principal investigators on the project are Prof. Jack Dongarra (University of Tennessee and ORNL), Prof. Karsten Schwan (Georgia Tech), Prof. Richard Fujimoto (Georgia Tech), and Prof. Thomas Schulthess (Swiss National Supercomputing Centre and ORNL).
The platforms will be developed and deployed in two phases, with initial system delivery planned for deployment in early 2010. This system's innovations in performance and power will be achieved through heterogeneous processing based on widely-available NVIDIA graphics processing units (GPUs). As industry partners, HP and NVIDIA will be providing the computational systems, platforms and processors needed to develop the system.
"Research institutions are looking for energy-efficient, high-performance computing architectures that can speed time to solution," said Ed Turkel, manager of business development in the Scalable Computing and Infrastructure business unit at HP. "The combination of HP's industry-standard HPC server technology with NVIDIA processors delivers increased performance and faster application development, accelerating higher education research projects."
The initial system will pair hundreds of HP high-performance Intel processors with NVIDIA's new next-generation CUDA architecture, codenamed Fermi, designed specifically for high-performance computing. This project will be the first of the Track 2 awards to realize the vast potential of GPUs for HPC.
"Computational science is a key area driving the worldwide application of GPUs for high-performance computing," said Bill Dally, chief scientist at NVIDIA. "GPUs working in concert with CPUs is the architecture of choice for future demanding applications."
Page: 1 of 2(Digg, Technorati, more)
PGI Accelerator™ Fortran 95/03 and C99 compilers for x64+NVIDIA
Accelerate applications on x64+GPU platforms by adding OpenMP-like compiler directives to existing Fortran and C programs. Available now for Linux, MacOS and Windows. Download a free 15 day trial.
Platform HPC Workgroup Manager
Platform HPC Workgroup Manager integrates all the cluster productivity tools you need to deploy, run and manage your HPC environment.
C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...
The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...
Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...
Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...
Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...
Mar 17 | The Register | But what about the tier ones? Read more...
Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...
Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html