HPCwire: IEEE Medal for Excellence in Scalable Computing Awarded to Jack Dongarra

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

Leading HPC
Solution Providers

HPCwire >> Off the Wire

May 09, 2008

IEEE Medal for Excellence in Scalable Computing Awarded to Jack Dongarra

May 9 -- The IEEE Technical committee on Scalable Computing (TCSC) is happy to announce that the IEEE Medal for Excellence in Scalable Computing has been awarded to Professor Jack Dongarra.

Professor Dongarra is University Distinguished Professor of Computer Science in the Computer Science Department at the University of Tennessee and holds the title of Distinguished Research Staff in the Computer Science and Mathematics Division at Oak Ridge National Laboratory (ORNL), Turning Fellow at Manchester University, and an Adjunct Professor in the Computer Science Department at Rice University. He is the director of the Innovative Computing Laboratory at the University of Tennessee. He is also the director of the Center for Information Technology Research at the University of Tennessee which coordinates and facilitates IT research efforts at the University.

Professor Dongarra's contributions have been fundamental to establishing the scalable computing community. He has broad and significant technical contributions through his research, publications and software systems, which range from BLAS/Linpack/Lapack to PVM/MPI and Netsolve as well as the TOP500 list, many of which have become industry standards. He has also been instrumentals in establishing key activities, including conferences and workshops, in the broader area of scalable computing.

The IEEE Medal for Excellence in Scalable Computing was established in 2008 by TCSC to recognize significant contributions to the scalable computing community through TCSC and/or its activities, coupled with an outstanding record of high quality and high impact research. Details of award can be found at http://www.ieeetcsc.org/awards/ieee-medal.html. The award includes a medal and a honorarium of $1000. As part of the award, Professor Dongarra will present the opening keynote at the CCGrid Conference, May 19-23, in Lyon, France (http://www.ens-lyon.fr/LIP/RESO/ccgrid2008/).

-----

Source: IEEE

Article Tools

Share & Save Options

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The New Science of Visual Analytics

When Jim Thomas set out to find new ways to deal with the mountains of information our society generates, he didn't just create a new organization, he created a new science. In this article we'll take a look at how the National Visualization and Analytics Center is transforming the problem of finding needles in haystacks into an opportunity for a more secure future.
Read More...

The Week in Review

ORNL Jaguar doubles its performance; the SC08 Cluster Challenge is gearing up; the University of Central Florida uses Army dollars to purchase an IBM super; and IBM's RoadRunner prepares to break the petaflop barrier. John West recaps those stories and more in our weekly wrap-up.
Read More...

Revaluating FPGAs for 64-bit Floating-Point Calculations

We now have generally available 2.5 GHz quad-core Opterons and Virtex-5 LX330, SX95T and recently announced SX240T FPGAs. In addition to this, Xilinx is releasing a new version of their floating-point cores that reduces the amount of logic and DSP slices needed for building floating-point function units. Taken together it is time to revisit Opteron floating-point performance versus FPGA performance.
Read More...

Read more HPCwire features...

Top Headlines

Parallel Processing Calls for a Fortress Mentality

May 14 | InfoWorld | Sun Microsystems is taking the lessons learned from Java and applying them to the application development challenges of the high performance computing realm. Read more...

IBM Set to Test the Fastest Computer in the World

May 14 | Computerworld | IBM is assembling the final pieces of what they hope will soon become the world's most powerful supercomputer. Read more...

IBM Shifts Cell to 65 Nanometers

May 13 | EETimes | IBM Corp. has announced the next-generation version of its Cell processor, the first specifically geared for computer servers. Read more...

Record-Setting Simulations on Ranger Reconstruct the Reionization Era

May 12 | Texas Advanced Computing Center | In the coming months, Dr. Michael L. Norman of UCSD will use Ranger, the world's most powerful supercomputer for open-science research, to perform the largest cosmological simulation to date. Read more...

2 AMD Executives Out in Restructuring Amid Slump

May 12 | BusinessWeek | Two executives have left AMD, including the head of the slumping chip maker's microprocessor division, as the company tries to engineer a dramatic turnaround to fend off larger rival Intel Corp. Read more...

Read more headlines...

Multimedia

Podcast: Interview with Ben Bennett of ClearSpeed Technology

Today, HPC organizations are requiring substantially more floating point performance to solve real-world problems. In this podcast, Ben Bennett, ClearSpeed General Manager, discusses how acceleration technology can improve the overall performance of standard x86-based systems...