HPCwire: Key Customers Trial Allinea DDT for NVIDIA CUDA Architecture

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

November 18, 2009

Key Customers Trial Allinea DDT for NVIDIA CUDA Architecture

WARWICK, England, Nov. 17 -- Allinea Software today announced that it has made available a pre-release version of the Distributed Debugging Tool (DDT) for the CUDA architecture to selected end-user customers. This software will be demonstrated live at SC09.

Following a successful collaboration with NVIDIA and the Commissariat Energie Atomique (CEA), Allinea Software has developed a version of DDT that offers native support for NVIDIA Tesla GPUs based on the massively parallel CUDA architecture. This Linux-specific version of DDT complements and extends the capabilities of NVIDIA's CUDA Toolkit by providing the ability to debug HPC applications across clusters of multicore x86-64 servers, each of which may contain multiple Telsa GPUs. The intuitive GUI interface offers a seamless debugging experience on these hybrid architectures by combining features for MPI, OpenMP and CUDA within a single, easy-to-use development platform.

"Over recent months, our technical team has been working closely with NVIDIA to ensure that we can provide native debugging capabilities on CUDA-enabled hardware. At the same time, we have collaborated with key end-users, and in particular the CEA, to define product features that are specific to this particular programming paradigm," said Michael Rudgyard, CEO of Allinea Software. "By providing developers with a consistent framework for debugging multi-process, multi-threaded code that runs on native x86-64 hardware as well as on Tesla co-processors, we believe that we can help PetaFlop computing on hybrid architectures to become a mainstream technology."

"GPUs are delivering transformative performance increases in scientific computing applications, speeding up discovery anywhere from 20 to 200 times," said Andy Keane, general manger of Tesla business at NVIDIA. "Tools like Allinea DDT play a crucial role in the development of scalable GPU computing applications by reducing the time and effort it takes to develop large scale applications." A full version of DDT for the CUDA architecture is expected in Q1 2010, although potential customers are invited to contact Allinea if they are interested in early access to this technology. Allinea Software and NVIDIA will be exhibiting at the Supercomputing Conference (SC09) in Portland, Ore., from Nov. 16-20, 2009. Demonstrations of DDT for the CUDA architecture will take place on the Allinea stand, booth #1808.

About Allinea Software Ltd.

Based in Warwick, England, with subsidiaries in the US and Germany, Allinea Software Ltd. is a leading supplier of tools for parallel programming and high performance computing (HPC). Allinea's products are used by leading commercial and research institutions across the world, and have consistently set the standard for affordability, functionality and ease-of-use -- whether applied to applications at modest scale or petascale applications on the world's largest supercomputers. With new product features aimed at multi-threaded applications and novel computing architectures, Allinea is now bringing its wealth of experience in parallel tools to the rapidly-expanding arena of multicore processing. For more information, visit www.allinea.com.

-----

Source: Allinea Software Ltd.

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html