HPCwire: Matrox Imaging Announces New HPC Platform

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

July 09, 2009

Matrox Imaging Announces New HPC Platform

Page: 1 of 2
1 | 2 All »

Matrox Supersight e2 eliminates bottlenecks in high-throughput image processing applications

MONTREAL, June 9 -- Today at the Robots, Vision and Motion Control show in Rosemont (Chicago, Ill.), Matrox Imaging is launching its new high-performance computing (HPC) platform for industrial imaging: Matrox Supersight e2.

Matrox Supersight e2 offers OEMs unprecedented performance and flexibility for machine vision and medical imaging applications that generate extraordinary amounts of data. Applications such as semiconductor wafer and mask inspection, flat panel display (FPD) inspection, and CT scanning benefit from performance gains with Matrox Supersight e2 by leveraging multiple clusters of CPUs, GPUs and FPGAs. Matrox Supersight e2 provides an environment for considerable data and task-level parallel processing through the interconnection of CPUs, GPUs and FPGAs using a unique PCI Express (PCIe) x16 2.0 (Gen2) switched fabric that removes I/O bottlenecks between the multiple processors.

"We have seen tremendous improvements in imaging application performance with multiple CPU cores, pipelines in FPGAs, and GPUs as accelerators," says Dwayne Crawford, product manager at Matrox Imaging. "But to get maximum performance, the technologies must be judiciously applied in a system."

Imaging applications differ significantly from traditional IT datacenter or HPC applications where the application is typically compute-bound. With imaging applications, the gigapixels per second of data leave most platforms I/O-bound. Matrox Supersight e2 offers a solution to this unique architectural challenge as traditional Blade servers and 1U "pizza boxes" simply do not have the I/O bandwidth to distribute images to the processors and accelerators.

Matrox Supersight e2 ensures that the performance gains from accelerators or additional processors are not lost during simple data transfers, as seen in Blade or 1U "pizza box" environments. Furthermore, the switched fabric lets developers "re-cluster" the compute elements to maintain optimal performance as the application is tuned or evolves with time.

Applications for Matrox Supersight e2 are developed with the Matrox Imaging Library (MIL) and its Distributed MIL API. As MIL is supported on all Matrox Imaging hardware platforms, development on Matrox Supersight e2 is simplified and ensures the source code is portable across all devices, from nodes with 32 CPU cores and 4 FPGAs, to a node with 8 CPU cores, 1 FPGA and 6 GPUs and everything in between.

Built for OEMs

With up to seven years of availability for Matrox products, OEMs get the maximum return on investment by avoiding costly and constant re-validation of ever-changing commercial PC platforms. Though the nature of the computing industry makes change unavoidable, Matrox Supersight e2, like all Matrox Imaging hardware, benefits from rigorous managed life cycle programs that range from standard long-term fit, form and function compatibility to strict revision control, including prior-change notification, risk analysis and acceptance sign-off.

Matrox Supersight will be available in Q3, 2009.

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html