The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
April 25, 2008
Multicore Code Booster
-- Research on code optimization explores multicore computing, wins award
1 | 2 All »
A research paper exploring ways to make a popular scientific analysis code run smoothly on different types of multicore computers won a Best Paper Award at the IEEE International Parallel and Distributed Processing Symposium (IPDPS) this month.
The paper's lead author and CRD researcher, Samuel Williams, and his collaborators chose lattice Bolzmann code to explore a broader issue: how to make best use of multicore supercomputers. The multicore trend started recently, and the computing industry is expected to add more cores per chip to boost performance in the future. The paper described how the researchers developed a code generator that could efficiently and productively optimize a lattice Bolzmann code to deliver better performance on a new breed of supercomputers built with multicore processors.
The multicore trend is taking flight without an equally concerted effort by software developers. "The computing revolution towards massive on-chip parallelism is moving forward with relatively little concrete evidence on how to best to use these technologies for real applications," Williams wrote in the paper.
The researchers settled on the lattice Bolzmann code used to model turbulence in magnetohydrodynamics simulations that play a key role in areas of physics research, from star formation to magnetic fusion devices. The code, LBMHD, typically performs poorly on traditional multicore machines.
The optimization research resulted in a great improvement to the code performance -- substantially higher than any published to date. The researchers also gained insight into building effective multicore applications, compilers and other tools.
The paper, "Lattice Boltzmann Simulation Optimization on Leading Multicore Platforms," won the Best Paper Award in the application track. Jonathan Carter of NERSC, Lenny Oliker of CRD, John Shalf of NERSC and Kathy Yelick of NERSC co-authored the paper. The researchers presented their paper at the IPDPS in Miami. Yelick, who is NERSC Director, also was a keynote speaker at the symposium.
Oliker, Carter and Shalf also authored a paper that won the same award last year. The paper, "Scientific Application Performance on Candidate PetaScale Platforms," was co-authored by CRD researchers Andrew Canning, Costin Iancu, Michael Lijewski, Shoaib Kamil, Hongzhang Shan and Erich Strohmaier. Stephane Ethier from the Princeton Plasma Physics Laboratory and Tom Goodale from Louisiana State University also contributed to the work.
The researchers first looked at why the original LBMHD performs poorly on these multicore systems. Williams and his fellow researchers found that, contrary to conventional wisdom, memory bus bandwidth didn't present the biggest obstacle. Instead, lack of resources for mapping virtual memory pages, insufficient cache bandwidth, high memory latency, and/or poor functional unit scheduling did more to hamper the code's performance, Williams said.
The researchers created a code generator abstraction for LBMHD in order to optimize it for different multicore architectures. The optimization efforts included loop restructuring, code reordering , software prefetching, and explicit SIMDization. The researchers characterized their effort as akin to the "auto-tuning methodology exemplified by libraries like ATLAS and OSKI."
The results showed a wide range of performances on different processors and pointed to bottlenecks in the hardware that prevented the code from running well. The optimization efforts also resulted in a huge gain in performance -- the speed of the optimized code ran up to 14 times faster than the original version. It also achieved sustained performance for this code that is higher than any published to date: over 50 percent of peak flops on two of the processor architectures.
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
SDSC and Appro Next-Generation Supercomputer: SC09 Video Interview
Learn how SDSC and Appro are pushing the envelope and have come up with a supercomputer design that delivers 32 "supernodes".
Appro Ready-To-Go-Clusters – Quickly deploy ANSYS & Intel Cluster Ready Solutions
Offering a fully integrated Ready-To-Go Cluster based on the Appro GreenBlade System supporting up to 28 blade nodes in a half-size standard rack cabinet, including master nodes and switches.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Feature Articles
The Week in Review
TACC's Ranger supercomputer celebrates its second year of enabling important research; Microsoft partners with NSF to bring cloud services to researchers; and NSF submits its fiscal year 2011 budget request. We recap those stories and more in our weekly wrapup.
Read More...
NASA Looks to Move Science Apps Into the Cloud
It seems only natural that the US space agency would be casting its eyes toward the clouds. Sure enough, NASA is now looking to cloud computing to optimize the operation of the agency's IT infrastructure for some of its science codes. Like many commercial businesses and government organizations, NASA is being asked to do more computing with fewer datacenter resources.
Read More...
Thoughts, Observations, Beliefs & Opinions About the NSF Supercomputer Centers
There is no such thing as an NSF (Supercomputer) Center and there never has been. There should be. What there are, in the words of Ed Hayes, then comptroller of NSF, are "NSF ASSISTED Supercomputer Centers." This is a double edged sword.
Read More...
Top Headlines
IBM Releases Energy Efficient Power7 System
Feb 09 | eWeek Europe | Company says new high-end servers will deliver "intelligent performance." Read more...
Inductive Coupling Packs Flash Drive in a Chip
Feb 09 | EE Times | Wireless technology promises energy-efficient chip-to-chip communication. Read more...
IBM, Microsoft Help Create Montana Supercomputer
Feb 08 | eWeek | A new kind of Rocky Mountain high. Read more...
AMD Aims for GPUs in Mainstream Servers Starting 2012
Feb 08 | Computerworld | Chip maker hopes to bring CPU-GPU processors to servers in two years. Read more...
Graphene Transistors That Work at Blistering Speeds
Feb 05 | Technology Review | IBM has created graphene transistors that leave silicon ones in the dust. Read more...
Featured Whitepapers
Virtualization for Aggregation And The vSMP Architecture™
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Copper Cable Technologies for High Performance Computing
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Appro Assists LLNL with Cluster Designed for Extreme Scale Visualization
Jan 11 | | LLNL is home to some of the fastest computers in the world. In 2012, LLNL expects to have the Sequoia supercomputing cluster operational with a projected performance of over 20 PFLOP/s. These systems will focus on strengthening the foundations of predictive simulation through running large suites of complex simulations and then comparing model predictions with experimental data. To visualize this project’s large amount of data, LLNL requested an Appro Supercomputing Cluster specifically designed to support interactive data analysis.
Multimedia
Webcast: Virtualized Data Center Roundtable
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
Webcast: High Performance Computing for a Smarter Planet
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
Director Research Computing
Weill Cornell Medical College -
Senior Scientist I - HPC Applications Researcher
National Renewable Energy Laboratory -
Lead .NET Engineer - WCF
Risk Management Solutions -
Senior Scientist I - HPC Parallel Programming and Performance
National Renewable Energy Laboratory -
Sr. Computational Scientist
Argonne National Laboratory -
Product Manager
Microsoft -
Senior Project Manager
NCSA - Visit the HPCwire Job Bank
Featured Events
-
January 21, 2010
Virtualized Data Center Roundtable
Webcast
-
March 16-18, 2010
24th Annual HPCC Conference, Supercomputing: Are We There Yet?
Newport , RI
USA
-
April 13-14, 2010
HPC User Forum
Dearborn , MI
USA
-
April 19-23, 2010
Cloud Slam Events --Producer of Cloud Slam '10
Online Event
-
April 19-21, 2010
Cloud Computing Conference & Expo 2010 East
NY , NY
USA
-
May 10-12, 2010
DEISA PRACE Symposium 2010
Barcelona Spain