HPCwire: Networking Leaders Demo 100 Gigabit per Second Throughput

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

November 16, 2009

Networking Leaders Demo 100 Gigabit per Second Throughput

Page: 1 of 2
1 | 2 All »

PORTLAND, Ore., Nov. 16 -- At the SC09 Conference today, a group of leaders in the networking industry announced a key milestone in the migration to 100 Gigabit Ethernet (GbE) technology by successfully demonstrating a multivendor 100Gbps routing and optical network. In this demonstration, 100Gbps of test data (generated by an Ixia test set) was transmitted from Portland to Seattle through a single slot on the Juniper Networks T1600 Series Core Router, populated with a new 10x10GbE physical interface card (announced separately by Juniper today) via an Infinera optical system, over Level 3 and Internet2's nationwide fiber-optic network. The data was then looped back to Juniper's T1600 Series Core Router in Juniper's booth on the SC09 show floor in Portland.

Also being demonstrated at SC09 is the industry's first 802.3ba compliant 100GbE router interface in Juniper's booth 1448. These 100Gbps demonstrations represent the continued advances made by the joint initiative -- announced last year at SC08 -- between the U.S. Dept. of Energy's Energy Sciences Network (ESnet), Internet2, Infinera, Juniper Networks and Level 3 Communications. The five organizations announced an initiative to work together to develop and deploy 100GbE services with the ultimate goal of implementing a fully-operational 100GbE network.

ESnet and Internet2 have both begun aggressive projects to pursue deployment of testbeds and eventual production deployment of 100GbE to support the growing data demands of scientific research. With these industry-leading partners, both Internet2 and ESnet are continuing to pursue their vision for 100GbE-capable research and education (R&E) networks.

Juniper's T1600 will support the industry's first 802.3ba compliant 100GbE router interface, which is also being demonstrated in Juniper's booth 1448. In conjunction with the TX Matrix Plus, the T1600 is designed to scale up to 25 terabits per second (Tbps) of total capacity.

"With 'Big Science' projects like the Large Hadron Collider expected to be generating data flows of 100Gbps as soon as 2010, it's clear that the world's scientific research and education community needs to move beyond groups of 10Gbps waves and be ready with 100GbE solutions in the very near term," said Kanaiya Vasani, vice president of product management, High-End Systems Business Unit, Juniper Networks. "As trends such as cloud computing and video continue to drive network traffic in all other industry and consumer sectors, service providers and other large network operators will require a new generation of scale -- 100 Gigabit Ethernet meets this need."

Internet2, in partnership with Level 3, operates an advanced nationwide network serving the U.S. research and education community, designed to seamlessly add capacity as its members' needs evolve. Through a unique and deep partnership, ESnet shares control and operation of the Internet2 optical infrastructure. Both networks have already experienced rapid growth as global collaborations continue to expand to nearly every research discipline, making the path towards 100GbE a natural next step.

"Just a year after our partners agreed to the challenge of building a 100GbE interoperable prototype, we are very pleased by the progress made with our collaborators on the path toward 100 Gigabit Ethernet that doesn't just demonstrate optics or switching, but combines the two in to a working IP and MPLS backbone for advanced science," said Rob Vietzke, Internet2 executive director of Network Services. "Many researchers in our community are already pushing the limits of 10Gbps technology with sustained flows reaching over 9Gbps for an individual researcher's workstation. Internet2 is committed to delivering capabilities to our members to ensure that our network meets their scientific requirements today and provides the right platform to support their science innovations well into the future. 100GbE is part of that future."

"Level 3 continues to work with leaders in the industry to drive toward a commercially viable 100GbE service architecture," said Jack Waters, chief technology officer for Level 3. "100 Gigabit Ethernet offers the promise of superior economics with greater network performance and scale to support our customers as they face ongoing bandwidth demand growth."

Infinera has been a leader in the move to 100GbE for several years. Infinera's photonic integrated circuits (PICs) integrate 100Gbps of optical capacity on a pair of chips and Infinera's Bandwidth Virtualization architecture is designed to enable a wide range of services, including future 100GbE services, to be transported over today's optical infrastructure with speed and flexibility. At SC09, Infinera is demonstrating a pre-production 100 Gigabit Ethernet Module, designed to deliver 100GbE services in today's Infinera DTN. Infinera's next-generation PICs, designed with capacity of 400Gbps on a pair of chips, will enable significant increase in the capacity and scalability of optical networks.

"The research and education community is leading the industry in terms of applications that require large streams of data and highly scalable networks," commented Infinera Chief Technology Officer Drew Perkins. "With our digital architecture based on photonic integrated circuits, Infinera is uniquely positioned to deliver scalable, flexible, intelligent optical networks that can deliver and manage all that bandwidth easily and cost-effectively."

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html