HPCwire: Rice-led Project Aims To Boost Chip Performance

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

April 07, 2009

Rice-led Project Aims To Boost Chip Performance

Page: 1 of 2
1 | 2 All »

DARPA awards $16 million to Rice University to improve compilers

April 7 -- The Defense Advanced Research Projects Agency (DARPA), as part of its Architecture Aware Compiler Environment Program, has awarded Rice University $16 million to develop a new set of tools that can improve the performance of virtually any application running on any microprocessor.

The PACE project -- short for "platform-aware compilation environment" -- centers on ubiquitous computer programs called compilers. All microprocessors -- not just those in PCs but also the ones powering cell phones, game systems, cars and even electronic toys -- have their own compilers to translate human-written computer applications into the binary 1s and 0s that a processor can execute.

"To use a new computer system effectively, an applications programmer needs a high-quality compiler, one that can translate the application in a way that achieves a reasonable fraction of the available performance," said Keith Cooper, Rice's John and Ann Doerr Professor in Computational Engineering and a principal investigator on the PACE project. "Unfortunately, it typically takes about five years to develop a high-quality compiler for a new computer system, and because that's longer than the effective life cycle of most microprocessors, we rarely see a case where applications make good use of a processor's resources."

The plethora of microprocessors only adds to the problem. Most electronic gadgets -- everything from iPhones to digital hearing aids and GPS systems to antilock brakes -- have a specialized "embedded" microprocessor. New personal computers and laptops typically contain two or more general-purpose processors on a "multicore" chip from Intel or AMD, as well as a high-performance graphics processor, a sound card processor and other specialized processors. Sony's PlayStation 3 game system has an IBM Cell Broadband Engine that contains one general-purpose microprocessor and eight specialized processors.

Cooper said the military's interest in funding PACE stems from its heavy reliance on computing, ranging from supercomputers for global weather forecasts to portable devices used by infantry.

"When a compiler translates human-written code into executable code, it makes myriad choices that have a direct impact on how fast the application runs, how much power it uses and how much memory it uses," Cooper said.

The tools PACE project researchers hope to build will cut the time needed to create high-quality compilers. In addition, the PACE team will learn as it goes, measuring and weighing the goals, capabilities and performance of each processor, to create compilers that are optimized for particular situations.

Krishna Palem, Rice's Ken and Audrey Kennedy Professor of Computer Science, said, "It is a rare treat to be working with this 'dream team' and continue Rice's rich tradition in compiler research. PACE involves many innovations using radical ideas intended to allow compilers to learn and adapt, much as humans do during infancy."

The PACE "dream team" includes researchers from Rice, Texas Instruments, ET International, Ohio State University and Stanford University. Rice's team consists of five pre-eminent compiler researchers: Keith Cooper, John Mellor-Crummey, Krishna Palem, Vivek Sarkar and Linda Torczon. Each will lead part of the research and development activity. Researchers outside Rice include Reid Tatge of Texas Instruments; Rishi Khan, director of research and development at ET International; P. Sadayappan, professor of computer science and engineering at Ohio State; and Sanjiva Lele, professor of aeronautics and astronautics and of mechanical engineering at Stanford.

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 2 discussion items posted.

connection with MILEPOST/ctuning projects?
Submitted by jmrtin72 on 07/14/2009 - 3:58AM

Isn't that similar to what MILEPOST and code tuning project are already developing
(http://www.hpcwire.com/offthewire/IBM-Research-Announces-Intelligent-Compiler-49521262.html)?
I wonder if there will be some connection between these projects?

Post #1

correct link
Submitted by jmrtin72 on 07/14/2009 - 3:59AM

http://www.hpcwire.com/offthewire/IBM-Research-Announces-Intelligent-Compiler-49521262.html

Post #2

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Tailoring Medicine with Supercomputers

Mar 16 | Bio-IT World | Biotech firm builds genetic models from patient data. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html