HPCwire: U of Washington Speeds Image Reconstruction Moving C to FPGA

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Off the Wire

June 17, 2009

U of Washington Speeds Image Reconstruction Moving C to FPGA

Researchers demonstrate productivity benefits of higher-level FPGA programming methods

KIRKLAND, Wash., June 17 -- Impulse Accelerated Technologies today announced the successful completion of a tomographic image reconstruction acceleration and benchmarking project at the University of Washington. Graduate researchers Nikhil Subramanian and Jimmy Xu, working under the direction of Dr. Scott Hauck, achieved 38 ms back-projection of a 512x512 image from 512 projections. This represented a greater than 100X speedup over a software only benchmark algorithm.

This project, which was funded in part by a $100,000 Research and Technology Development grant from Washington Technology Center, was intended to determine the benefits and tradeoffs of using higher-level FPGA programming methods for medical imaging, radar and other applications requiring high throughput image reconstruction.

Tomographic reconstruction is the process of creating cross-sectional images from data acquired by a scanner. Apart from medical imaging applications in X-Ray, CT and PET, these image processing techniques apply to a variety of other domains ranging from synthetic aperture radar (SAR) to electron microscopy. In tomographic systems, the primary computational demand after data capture by the scanner is the back-projection of the acquired data into image space to reconstruct the internal structure of the scanned object. Back-projection can be viewed as a mapping of raw data space into a visible 2D or 3D image space. This process is highly demanding of computing resources.

The key to accelerating back-projection is to exploit parallelism in the computation. This is normally done by using processor clusters, but can also be accomplished using FPGA-based reconfigurable computing platforms. Working in cooperation with Dr. Adam Alessio of the UW Department of Radiology, the two researchers converted and refactored an existing back-projection algorithm, using both Impulse C and Verilog HDL, to evaluate design efficiency and overall performance. This conversion, which included refactoring the algorithm for parallel execution in both C and Verilog, took 2/3 of the time when working in C than when working in Verilog. Perhaps more importantly, the two researchers found that later design revisions and iterations were much faster when working in C, with as little as 1/7 the time being required to make algorithm modifications when compared to Verilog. The team also reported that algorithm experiments performed quickly in Impulse C were useful when making subsequent improvements to the Verilog HDL version.

"The University of Washington team demonstrated just how productive C-to-FPGA methods can be," said David Pellerin, Impulse CTO. "The quick success of this project shows how even first-time users of Impulse C can rival the results achieved from hand-coding in HDL, with surprisingly little performance penalty and faster time-to-deployment."

Impulse and the University of Washington are making the source code for the back-projection algorithm available on request to other research teams involved with high performance reconfigurable computing. Impulse is actively seeking additional collaborations with FPGA research groups worldwide.

Impulse C has a growing community of universities and corporate researchers creating redeployable intellectual property for FPGAs. Much of this IP is available royalty free as part of Impulse C, or from the Impulse C user community. The University of Washington and Impulse are making the tomographic algorithm available upon request with no royalty charge. Interested parties should contact Impulse at info@ImpulseAccelerated.com.

About Impulse

Impulse provides software-to-FPGA solutions for embedded and high performance computing. Impulse is used by 8 of the top 10 government contractors, half the worldwide automotive manufacturers and by a wide range of medical, industrial and consumer processing designers. For more information, visit www.ImpulseAccelerated.com or call 425-605-9543, Ext 101.

-----

Source: Impulse Accelerated Technologies, Inc.

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Tailoring Medicine with Supercomputers

Mar 16 | Bio-IT World | Biotech firm builds genetic models from patient data. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html